STMicroelectronics STM32H573IIK3QTR
- Part No.:
- STM32H573IIK3QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H573IIK3QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,815
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573IIK3QTR from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz max clock frequency. It integrates 2 Mbyte flash (with ECC), 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), dual AES coprocessors, and on-the-fly Octo-SPI decryption - deployed in secure industrial gateways requiring real-time control, encrypted firmware updates, and hardware-rooted trust.
For engineers reviewing the STM32H573IIK3QTR datasheet, STM32H573IIK3QTR pinout, STM32H573IIK3QTR application, or STM32H573IIK3QTR equivalent, key selection criteria include TrustZone-enforced peripheral isolation, SAES+PKA cryptographic acceleration, 18× 16-bit timers with low-power availability in Stop mode, and dual FDCAN support for deterministic fieldbus communication.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling secure boot via unique entry point and HDP-protected secure hide area. Its dual GPDMA controllers offload CPU during concurrent crypto operations and high-bandwidth peripheral transfers.
TrustZone-aware peripherals include the FMC, OCTOSPI (with OTFDEC), RNG (NIST SP800-90B compliant), and GTZC-managed memory regions. The ART Accelerator features 8-Kbyte instruction cache and 4-Kbyte data cache to sustain 375 DMIPS at 250 MHz with zero-wait-state flash execution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure real-time multitasking and deterministic interrupt latency. |
| Flash Memory | 2 Mbyte embedded flash with ECC and read-while-write - supports robust over-the-air firmware updates without service interruption. |
| SRAM | 640 Kbyte total: 64-Kbyte SRAM2 (ECC), 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - preserves critical context across ultra-low-power modes. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant) + PKA + HASH + CORDIC + FMAC - accelerates TLS handshake, digital signature, and motor control math in <10 µs. |
| Timers | Up to 24 timers: 18× 16-bit (6 low-power), 2× 32-bit with quadrature encoder input - meets servo positioning and PWM synchronization requirements in motion control. |
| Communication | 2× FDCAN, 4× I²C (Fm+), 12× U(S)ART, 6× SPI, 2× SAI, 1× Ethernet MAC - supports multi-protocol industrial edge node connectivity. |
| Analog | 2× 12-bit ADC (5 Msps), 1× 12-bit dual-channel DAC, digital temperature sensor - enables closed-loop analog sensing and actuation without external ICs. |
Pinout & Package
STM32H573IIK3QTR uses a 176-pin LQFP package (24 × 24 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per STMicroelectronics DS14121 Rev 5, Section 4.2 (Pin description).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate 1.71–3.6 V domains for core, analog, and I/O - enable mixed-voltage system integration and noise isolation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external watchdog or power-on reset coordination. |
| BOOT0 | Boot mode selection | Configures primary boot source (system memory, flash, or SRAM); tied high/low via external resistor for production configuration. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 140 fast GPIOs (most 5 V-tolerant); many support multiple alternate functions including FDCAN, SPI, UART, and timer channels. |
| PC13–PC15 | RTC-related pins | Support 32.768 kHz LSE crystal connection and RTC backup domain operation with VBAT supply. |
| PF0–PF15 | FMC address/data bus | Enable parallel interface to external SDRAM, PSRAM, or NOR flash - extends memory capacity beyond embedded limits. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | Eight configurable SAU regions enforce secure/non-secure access to memories and peripherals - prevents privilege escalation in firmware attacks. |
| On-the-fly Octo-SPI decryption (OTFDEC) | Decrypts external flash contents transparently during execution - eliminates need for RAM-based decryption buffers and reduces attack surface. |
| Secure Firmware Installation (SFI) | Hardware-verified signed image loading into protected flash - ensures only authenticated firmware executes after reset. |
| Dual AES coprocessors | One DPA-resistant engine handles key wrapping and secure boot; second accelerates bulk encryption for TLS/IPsec - enables concurrent secure channels. |
| CORDIC + FMAC math accelerators | Offloads trigonometric (sin/cos/tan) and FIR/IIR filter computations from CPU - reduces jitter in real-time motor control loops. |
Applications
| Industrial PLC Controller | Secure Edge Gateway |
|---|---|
Use Scenario: Programmable logic controller executing ladder logic and motion control algorithms in factory automation. IC Role / Device Role / Timing Role: Main application processor managing I/O scanning, PID loop execution, FDCAN fieldbus communication, and real-time task scheduling. Use Value: 250 MHz Cortex-M33 + 18× hardware timers + dual FDCAN ensures sub-millisecond I/O response and deterministic motion profiling. | Use Scenario: Field-deployed gateway aggregating Modbus, CAN, and MQTT traffic while enforcing TLS 1.3 and secure OTA updates. IC Role / Device Role / Timing Role: Secure host MCU performing encrypted data routing, certificate validation, and hardware-backed key storage. Use Value: PSA Level 3 and SESIP3 certification + dual AES/PKA + OTFDEC enables compliance with IEC 62443-3-3 for industrial cybersecurity. |
| Medical Diagnostic Device | Smart Energy Meter |
Use Scenario: Portable ultrasound or ECG analyzer requiring low-noise analog acquisition, real-time signal processing, and HIPAA-compliant data export. IC Role / Device Role / Timing Role: Signal acquisition and processing hub interfacing with ADC/DAC, SAI audio codec, and USB Type-C for encrypted data transfer. Use Value: Dual 12-bit ADCs (5 Msps), hardware RNG, and secure USB PD controller meet FDA Class II software-in-the-loop validation requirements. | Use Scenario: Revenue-grade electricity meter supporting DLMS/COSEM over PLC and RF mesh, with tamper detection and firmware integrity verification. IC Role / Device Role / Timing Role: Trusted metering SoC managing metrology ADC sampling, RTC time stamping, active tamper monitoring, and secure firmware rollback protection. Use Value: Active tampers + 96-bit unique ID + hardware-secured boot chain satisfy ANSI C12.22 and IEC 62056-21 security mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753IIK6 | Arm Cortex-M7 (no TrustZone), 480 MHz, 2 Mbyte flash, no OTFDEC or PKA - lacks PSA Level 3 certification and secure boot root. | Suitable for non-security-critical high-performance control where crypto is software-implemented. | Select when raw throughput > security assurance; requires external secure element for TLS key management. |
| NXP i.MX RT1189 | Arm Cortex-M85 (TrustZone), 1.7 GHz dual-core, 2 Mbyte flash, includes SE05x companion secure element - higher compute but larger footprint and no integrated OTFDEC. | Better for AI-edge inference + secure boot hybrid systems needing >1 GHz performance. | Select when ML inference co-processing is required; adds BOM cost and design complexity vs. single-chip STM32H573 solution. |
Compared with STM32H573IIK3QTR, the STM32H753IIK6 trades certified security for higher clock speed and lacks hardware crypto offload for secure boot, while the i.MX RT1189 delivers greater compute headroom but requires external secure elements for full PSA Level 3 equivalence - making the H573 optimal for compact, certifiable, single-die secure edge nodes.
Availability
STM32H573IIK3QTR is available at Aetrix Electronics and suitable for industrial PLCs, secure edge gateways, medical diagnostic devices, and smart energy meters requiring stable component supply across long product lifecycles.
Supply support for STM32H573IIK3QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong industrial and security focus.
The STM32H5 series is ST's flagship high-security MCU line designed for PSA Level 3 and SESIP3-certified applications demanding hardware-enforced isolation, secure boot, and on-the-fly encrypted external memory access.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32H573IIK3QTR operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1) with its Arm Cortex-M33 core. This performance is sustained using the 8-Kbyte instruction cache (ART Accelerator) for zero-wait-state flash execution, confirmed in DS14121 Rev 5 Section 3.2.1 and Table 7.
Does this MCU support hardware-accelerated public-key cryptography?
Yes - it integrates a DPA-resistant Public Key Accelerator (PKA) supporting RSA, ECC, and Diffie-Hellman operations. This enables fast TLS 1.3 handshake completion and secure firmware signature verification without CPU overhead, as detailed in DS14121 Rev 5 Sections 3.34 and 6.10.
How many independent power domains does the STM32H573IIK3QTR support?
It supports three primary voltage domains: VDD/VDDA (1.71–3.6 V core/analog), VDDIO2 (1.65–3.6 V I/O), and VBAT (for RTC and backup registers). Each has dedicated regulators and supervision circuitry, enabling flexible low-power sequencing and domain-specific retention modes per DS14121 Rev 5 Section 3.10.
Is the LQFP176 package RoHS and ECOPACK2 compliant?
Yes - the LQFP176 package (1T variant) used in STM32H573IIK3QTR is ECOPACK2 compliant and fully RoHS-conformant, meeting lead-free soldering requirements and halogen-free material specifications as stated in DS14121 Rev 5 Section 6.8 and ST's official packaging documentation.
STM32H573IIK3QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 139
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573IIK3QTR FAQ
1.How can I place an order for STM32H573IIK3QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573IIK3QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573IIK3QTR reliable?
The price and inventory of STM32H573IIK3QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573IIK3QTR is usually 5 days.
3.What payment methods are accepted for STM32H573IIK3QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573IIK3QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573IIK3QTR?
STM32H573IIK3QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573IIK3QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573IIK3QTR?
For technical support, including STM32H573IIK3QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573IIK3QTR requirements.
6.How does Aetrix verify that STM32H573IIK3QTR is sourced from the original manufacturer or authorized distributors?
All STM32H573IIK3QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573IIK3QTR meets industry standards.
7.What is the process for return or replacement of STM32H573IIK3QTR?
All STM32H573IIK3QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573IIK3QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573IIK3QTR part is unused and in its original packaging.
Return procedure for STM32H573IIK3QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573IIK3QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

