STMicroelectronics STM32H573IIK6TR
- Part No.:
- STM32H573IIK6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H573IIK6TR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,553
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573IIK6TR from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2-Mbyte ECC-protected flash (dual-bank read-while-write), 640-Kbyte SRAM (including ECC-enabled SRAM2/SRAM3), cryptographic accelerators (AES, PKA, HASH, RNG), and Octo-SPI with on-the-fly decryption. It targets secure industrial control, IoT edge nodes, and trusted firmware execution environments.
For engineers reviewing the STM32H573IIK6TR datasheet, STM32H573IIK6TR pinout, STM32H573IIK6TR application, or STM32H573IIK6TR equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank flash for robust OTA updates, hardware-accelerated crypto (SAES + PKA), 24 timers including six low-power variants, and support for external memory via FMC and Octo-SPI - all in a compact WLCSP80 package.
Technical Context
The STM32H573IIK6TR implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT). Its dual-core-aware GPDMA controllers offload CPU during high-throughput data movement between peripherals and memory-mapped resources like Octo-SPI or FMC.
Security is enforced at silicon level: secure debug authentication, secure firmware installation (SFI), tamper detection, and hardware unique key (HUK) for secure data storage. The ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to sustain zero-wait-state execution from flash and external memories while maintaining deterministic timing under TrustZone partitioning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, up to 250 MHz - enables secure real-time task scheduling and mixed-criticality software partitioning. |
| Flash Memory | 2 Mbytes with ECC, dual-bank RWW - supports concurrent firmware update and execution without interruption. |
| SRAM | 640 Kbytes total: 64-Kbyte SRAM2 (ECC), 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - ensures data integrity and retention in lowest power modes. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, NIST SP800-90B TRNG - reduces latency for TLS handshake, secure boot, and encrypted storage. |
| External Memory Interface | FMC supporting SRAM/PSRAM/SDRAM/NOR/NAND + Octo-SPI with on-the-fly decryption - enables scalable code/data expansion with hardware-enforced confidentiality. |
| Timers & PWM | 24 timers including six low-power 16-bit timers active in Stop mode, two 32-bit timers with quadrature encoder input - suitable for motor control and battery-powered sensing. |
| Analog Peripherals | Two 12-bit ADCs (5 Msps), one dual-channel 12-bit DAC, digital temperature sensor - supports precision sensor fusion and closed-loop analog control. |
Pinout & Package
STM32H573IIK6TR uses a WLCSP80 (3.50 × 3.27 mm) package with 80-ball array, optimized for space-constrained secure edge devices. Ball pitch is 0.4 mm, and the package supports solder reflow per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground | Separate analog/digital domains ensure noise immunity for ADC/DAC operation; VDDA must be ≥ VDD for full 12-bit accuracy. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button debouncing circuits. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery without debugger access. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 140 fast I/Os, most 5 V-tolerant; support multiple alternate functions including FDCAN, USB, Ethernet, and Octo-SPI signals. |
| PC13–PC15 | RTC-related pins | Support LSE oscillator (32.768 kHz), RTC clock source, and tamper detection inputs - critical for time-stamped secure logging. |
| VREF+ | Analog reference input | Enables precise ADC/DAC calibration using external stable voltage; bypassed internally if VREFINT is selected. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | Eight configurable SAU regions allow fine-grained memory/peripheral access control between secure/non-secure firmware partitions. |
| Secure firmware installation (SFI) | Hardware-verified signature checking during boot ensures only cryptographically signed images execute - prevents unauthorized firmware injection. |
| On-the-fly Octo-SPI decryption (OTFDEC) | Decrypts external flash contents transparently during fetch - enables secure code execution from untrusted serial memory without exposing keys or plaintext. |
| CORDIC + FMAC coprocessors | Accelerates trigonometric and filtering operations in real-time control loops - reduces CPU load by >70% vs. software implementation for motor FOC or sensor fusion. |
| Flexible power management | SMPS or LDO regulator options, multiple low-power modes (Stop with 64-Kbyte SRAM retention), and VBAT-backed RTC - extends battery life in portable secure endpoints. |
Applications
| Industrial PLC Edge Node | Secure IoT Gateway |
|---|---|
Use Scenario: Programmable logic controller module collecting sensor data from field buses and executing safety-critical control logic. IC Role / Device Role / Timing Role: Main application processor with deterministic real-time response, secure firmware update, and isolated I/O handling via TrustZone. Use Value: Dual-bank flash enables seamless firmware upgrades without halting control loop execution; FDCAN and 24 timers support multi-axis motion control and diagnostics. | Use Scenario: Cellular-connected gateway aggregating BLE/Zigbee sensor data and forwarding encrypted payloads to cloud via TLS. IC Role / Device Role / Timing Role: Secure host MCU managing crypto offload, secure boot, and authenticated communication stack. Use Value: Hardware PKA + AES accelerators reduce TLS handshake time by 4×; OTFDEC allows encrypted firmware storage in external Octo-SPI flash. |
| Medical Wearable Hub | Smart Energy Meter |
Use Scenario: Compact wearable device monitoring ECG, SpO₂, and motion, with local anomaly detection before cloud upload. IC Role / Device Role / Timing Role: Low-power sensor fusion hub with secure data storage and tamper-evident logging. Use Value: Six low-power timers maintain sensor sampling in Stop mode; backup SRAM retains health logs during battery swap; TRNG seeds encryption keys. | Use Scenario: Revenue-grade meter with metrology engine, HPLC communication, and anti-tampering features. IC Role / Device Role / Timing Role: Trusted measurement controller with secure time stamping, encrypted firmware, and active tamper detection. Use Value: RTC with VBAT backup and tamper pins enable audit-trail timestamping; SESIP3/PSA Level 3 certification satisfies utility regulatory requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753IIK6 | No TrustZone, no SAES/PKA, lower crypto capability; 480 MHz Cortex-M7, larger 2-Mbyte flash but no dual-bank RWW. | Lacks PSA Level 3 certification and immutable root of trust - unsuitable for regulated secure boot or remote attestation. | Select when raw performance > security assurance; avoid where firmware integrity or secure provisioning is mandatory. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core, no TrustZone on M7; includes CAAM crypto block but lacks OTFDEC and ST-iROT. | Higher compute throughput but fragmented security model - requires custom secure monitor instead of integrated TrustZone enforcement. | Prefer for heterogeneous compute workloads; not drop-in for ST's certified secure boot flow or SFI-based field updates. |
Compared with STM32H573IIK6TR, the STM32H753IIK6 trades security certification and hardware-enforced isolation for higher clock speed, while the i.MX RT1176AVM8B offers dual-core flexibility at the cost of verified PSA compliance and seamless OTFDEC integration - making the H573 the only choice for standards-driven secure edge deployments.
Availability
STM32H573IIK6TR is available at Aetrix Electronics and suitable for industrial PLC edge nodes, secure IoT gateways, medical wearable hubs, and smart energy meters requiring stable component supply and long-term lifecycle support.
Supply support for STM32H573IIK6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32H5 series is ST's flagship secure MCU line designed for PSA-certified, TrustZone-based embedded systems demanding hardware-rooted security, cryptographic acceleration, and robust firmware update resilience in industrial and connected-edge applications.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32H573IIK6TR operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1), measured with the ART Accelerator enabled and instruction cache active. This performance is sustained across voltage ranges (1.71–3.6 V) and ambient temperatures (–40°C to +125°C), validated per DS14121 Rev 5 Section 5.3.1.
Does this part support secure firmware updates over-the-air (OTA)?
Yes - it supports secure OTA via its dual-bank flash architecture, SFI (Secure Firmware Installation), and OTFDEC. Firmware images are cryptographically signed and verified during boot; new images can be written to the inactive bank while the system runs from the active bank, enabling atomic, rollback-safe updates without external intervention.
What external memory interfaces are available and what are their key constraints?
The part provides a Flexible Memory Controller (FMC) supporting SRAM, PSRAM, SDRAM/LPSDR, FRAM, and NOR/NAND, plus an Octo-SPI interface with on-the-fly decryption. FMC supports up to 16-bit data bus width and asynchronous/synchronous protocols; Octo-SPI supports x8/x4/x1 modes with up to 133 MHz clock and hardware decryption keys stored in secure OTP.
Is the WLCSP80 package RoHS and REACH compliant?
Yes - the STM32H573IIK6TR in WLCSP80 packaging is ECOPACK2 compliant, meeting RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Lead-free solderability is guaranteed per JEDEC J-STD-020, and the package uses halogen-free molding compound as specified in ST's quality documentation DS14121.
STM32H573IIK6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573IIK6TR FAQ
1.How can I place an order for STM32H573IIK6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573IIK6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573IIK6TR reliable?
The price and inventory of STM32H573IIK6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573IIK6TR is usually 5 days.
3.What payment methods are accepted for STM32H573IIK6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573IIK6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573IIK6TR?
STM32H573IIK6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573IIK6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573IIK6TR?
For technical support, including STM32H573IIK6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573IIK6TR requirements.
6.How does Aetrix verify that STM32H573IIK6TR is sourced from the original manufacturer or authorized distributors?
All STM32H573IIK6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573IIK6TR meets industry standards.
7.What is the process for return or replacement of STM32H573IIK6TR?
All STM32H573IIK6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573IIK6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573IIK6TR part is unused and in its original packaging.
Return procedure for STM32H573IIK6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573IIK6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

