My Inquiry
My Account
STMicroelectronics STM32H573MIY3QTR
- Part No.:
- STM32H573MIY3QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 80-UFBGA, WLCSP
- Datasheet:
-
STM32H573MIY3QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 80WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:10,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573MIY3QTR from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz max clock speed. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), dual AES coprocessors, and on-the-fly Octo-SPI decryption - deployed in secure industrial gateways requiring firmware integrity, real-time control, and cryptographic acceleration.
For engineers reviewing the STM32H573MIY3QTR datasheet, STM32H573MIY3QTR pinout, STM32H573MIY3QTR application, or STM32H573MIY3QTR equivalent, key selection considerations include TrustZone-enforced peripheral isolation, SAES+PKA hardware acceleration for PSA Level 3 compliance, 18× 16-bit timers with 6 low-power variants for duty-cycled sensing, and dual FDCAN interfaces for deterministic fieldbus communication.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling secure boot via unique entry point and HDP-protected firmware validation. Its dual DMA controllers offload CPU during concurrent crypto operations and high-bandwidth peripheral transfers.
ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution from flash and external memories. The CORDIC and FMAC coprocessors accelerate trigonometric and filter computations without CPU intervention - critical for motor control and sensor fusion algorithms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure real-time multitasking with hardware-enforced privilege separation. |
| Memory | 2 Mbyte flash (ECC, RWW), 640 Kbyte SRAM (64-Kbyte SRAM2 + 320-Kbyte SRAM3, both with flexible ECC) - supports robust firmware updates and safety-critical data buffering. |
| Crypto Acceleration | Dual AES engines (one DPA-resistant), PKA, HASH, RNG (NIST SP800-90B compliant), OTFDEC - delivers <100 µs AES-128 encryption and secure key derivation in trusted execution environments. |
| Timers | 24 timers: 18× 16-bit (6 low-power), 2× 32-bit with quadrature encoder input - enables precise motor phase control and battery-aware sensor polling. |
| Communication | 2× FDCAN, 4× I²C (Fm+), 12× U(S)ART, 6× SPI, 2× SAI, 1× Ethernet MAC, 1× USB FS, 1× UCPD - supports industrial protocol stacks (CANopen, Modbus, EtherNet/IP) and audio/video edge processing. |
| Analog | 2× 12-bit ADC (5 Msps), 1× 12-bit dual-channel DAC, digital temperature sensor - enables closed-loop analog control and thermal monitoring without external ICs. |
| Package | WLCSP80 (3.50 × 3.27 mm, 0.4 mm pitch) - ultra-compact footprint for space-constrained IoT edge nodes and wearable medical devices. |
Pinout & Package
STM32H573MIY3QTR uses a WLCSP80 (Wafer-Level Chip Scale Package) with 80 solder balls in a 7×7 array (3.50 × 3.27 mm body, 0.4 mm ball pitch), optimized for minimal PCB area and high-density routing in portable applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate 1.71–3.6 V domains for digital core, analog, and I/O - enable mixed-signal noise isolation and flexible power sequencing. |
| VSS, VSSA, VSSIO2 | Ground returns | Dedicated ground planes per domain reduce coupling between analog, digital, and I/O sections - critical for ADC/DAC accuracy. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external watchdog or power-on reset assertion - ensures deterministic initialization after brownout. |
| BOOT0 | Boot mode selection | High at power-up selects system memory boot; used for factory bootloader recovery or secure DFU activation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 140 fast GPIOs (most 5 V-tolerant); multiple alternate functions per pin - allows dynamic peripheral remapping without board redesign. |
| PC13–PC15 | RTC/LSE interface | Connects to 32.768 kHz crystal for calendar timekeeping and low-power wake-up - retains RTC and 32 backup registers in Standby mode with VBAT. |
| PD0–PD1 | OSC_IN/OSC_OUT | Drives external 4–50 MHz crystal for high-precision system clock - feeds PLL for stable 250 MHz CPU operation and jitter-sensitive USB/Ethernet timing. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral security | Eight configurable SAU regions isolate secure/non-secure peripherals - prevents unauthorized access to crypto keys, ADC results, or CAN message buffers. |
| On-the-fly Octo-SPI decryption | Hardware engine decrypts external flash contents during read - enables secure code execution from external memory without exposing plaintext firmware. |
| Flexible ECC on SRAM | Configurable ECC coverage on SRAM2 (64 KB) and SRAM3 (320 KB) - corrects single-bit errors and detects double-bit faults for ASIL-B functional safety compliance. |
| Low-power timer suite | Six independent LPTIMs retain counting in Stop mode with sub-microamp current draw - ideal for periodic sensor sampling without waking CPU. |
| Secure firmware installation (SFI) | Immutable boot ROM validates signed firmware images using ST-iROT and HUK-derived keys - blocks unauthorized or tampered firmware updates. |
Applications
| Industrial PLC Controller | Secure Edge Gateway |
|---|---|
Use Scenario: Programmable logic controller executing cyclic control tasks in factory automation with fieldbus connectivity. IC Role / Device Role / Timing Role: Main controller running real-time RTOS with deterministic interrupt latency; FDCAN handles motion control loops; LPTIMs manage sensor polling intervals. Use Value: Dual FDCAN interfaces support redundant fieldbus links; TrustZone isolates safety-critical I/O drivers from non-secure HMI stack. | Use Scenario: Cellular-connected gateway aggregating data from legacy Modbus/KNX sensors and forwarding to cloud via TLS-secured MQTT. IC Role / Device Role / Timing Role: Secure application processor managing TLS handshakes, encrypted OTA updates, and protocol translation; UCPD manages USB-C power negotiation. Use Value: PSA Level 3 certified crypto accelerators enable hardware-backed TLS 1.3 session keys; OTFDEC allows encrypted firmware storage in external NOR flash. |
| Medical Wearable Monitor | Smart Energy Meter |
Use Scenario: Battery-powered ECG/PPG monitor with continuous physiological signal acquisition and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Sensor hub with synchronized ADC sampling, digital filtering (FMAC), and secure BLE pairing; operates in Stop mode between measurements. Use Value: 640-Kbyte SRAM buffers multi-second waveform data; dual AES engines encrypt patient data before transmission; WLCSP80 enables miniaturized form factor. | Use Scenario: Revenue-grade electricity meter with metrology ASIC interface, tamper detection, and secure remote firmware updates. IC Role / Device Role / Timing Role: Security co-processor validating signed firmware images and storing cryptographic keys in protected OTP/HUK; RTC maintains billing timestamps across power loss. Use Value: Active tampers detect enclosure intrusion; SESIP3 certification meets utility cybersecurity mandates; backup SRAM retains metering logs during mains outage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753IIK6 | Arm Cortex-M7 (no TrustZone), 480 MHz, 2 Mbyte flash, no SAES/PKA, lower crypto assurance level | Lacks PSA Level 3 certification and immutable root of trust - unsuitable for regulated secure boot requirements | Select only when maximum raw performance outweighs security certification needs and external crypto ICs are acceptable. |
| NXP i.MX RT1176 | Arm Cortex-M7 + Cortex-M4 dual-core, 1 GHz total, 2 Mbyte flash, EdgeLock SE050 secure element integrated | Requires external secure element for full PSA Level 3; higher power and larger package than WLCSP80 | Prefer for heterogeneous compute workloads (e.g., ML inference + real-time control), not compact secure edge nodes. |
Compared with STM32H573MIY3QTR, STM32H753IIK6 trades verified security for peak CPU throughput, while i.MX RT1176 adds dual-core flexibility at the cost of footprint and power - making STM32H573MIY3QTR optimal for size- and certification-constrained secure edge endpoints.
Availability
STM32H573MIY3QTR is available at Aetrix Electronics and suitable for industrial PLC controllers, secure edge gateways, medical wearables, and smart energy meters requiring stable component supply, long-term lifecycle support, and certified cryptographic functionality.
Supply support for STM32H573MIY3QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with strong emphasis on industrial and secure embedded solutions.
The STM32H5 series targets high-assurance applications demanding PSA Level 3 and SESIP3 certification, combining Arm TrustZone with ST's proprietary security IP (ST-iROT, SFI, HUK) for end-to-end firmware integrity and runtime protection.
FAQ
What is the maximum operating frequency and associated DMIPS rating?
The STM32H573MIY3QTR operates at up to 250 MHz with an Arm Cortex-M33 core, achieving 375 DMIPS (Dhrystone 2.1) and 1023 CoreMark®. This performance is sustained with zero-wait-state execution enabled by the 8-Kbyte ART instruction cache, even when running from internal flash memory.
Does this MCU support secure boot with hardware root of trust?
Yes. It features a preconfigured immutable root of trust (ST-iROT) implemented in ROM, supporting secure boot via unique boot entry and secure hide protection area (HDP). Firmware images are validated using hardware-accelerated public-key cryptography (PKA) and authenticated with a hardware-unique key (HUK).
What package type and dimensions does STM32H573MIY3QTR use?
STM32H573MIY3QTR uses the WLCSP80 package: a wafer-level chip-scale package with 80 solder balls arranged in a 7×7 grid, measuring 3.50 × 3.27 mm with 0.4 mm ball pitch. This ultra-compact footprint is designed for space-constrained portable and wearable applications.
How many and what types of communication interfaces are integrated?
The MCU integrates up to 34 communication interfaces: 2× FDCAN, 4× I²C (Fm+), 12× U(S)ART (including 1× LPUART), 6× SPI, 2× SAI, 1× Ethernet MAC, 1× USB 2.0 full-speed, 1× UCPD, 1× I3C, 2× SD/SDIO/MMC, and 1× HDMI-CEC - enabling comprehensive connectivity for industrial, automotive, and consumer edge systems.
STM32H573MIY3QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 80-UFBGA, WLCSP
- Series:
- STM32H5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573MIY3QTR FAQ
1.How can I place an order for STM32H573MIY3QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573MIY3QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573MIY3QTR reliable?
The price and inventory of STM32H573MIY3QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573MIY3QTR is usually 5 days.
3.What payment methods are accepted for STM32H573MIY3QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573MIY3QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573MIY3QTR?
STM32H573MIY3QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573MIY3QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573MIY3QTR?
For technical support, including STM32H573MIY3QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573MIY3QTR requirements.
6.How does Aetrix verify that STM32H573MIY3QTR is sourced from the original manufacturer or authorized distributors?
All STM32H573MIY3QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573MIY3QTR meets industry standards.
7.What is the process for return or replacement of STM32H573MIY3QTR?
All STM32H573MIY3QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573MIY3QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573MIY3QTR part is unused and in its original packaging.
Return procedure for STM32H573MIY3QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573MIY3QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
