STMicroelectronics STM32H573RIT6
- Part No.:
- STM32H573RIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32H573RIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,359
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573RIT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz max clock speed. It integrates 2 Mbyte flash (ECC, dual-bank RWW), 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), cryptographic accelerators (AES, PKA, HASH, RNG), and advanced peripherals including two FDCAN, USB Type-C/USB PD, Ethernet MAC, and Octo-SPI with on-the-fly decryption - deployed in industrial edge controllers requiring secure firmware updates and real-time deterministic control.
For engineers reviewing the STM32H573RIT6 datasheet, STM32H573RIT6 pinout, STM32H573RIT6 application, or STM32H573RIT6 equivalent, key selection criteria include TrustZone-enforced memory isolation, 250 MHz deterministic execution with ART cache, hardware-accelerated crypto for PSA Level 3 compliance, and LQFP64 package compatibility with legacy STM32H7 footprint constraints.
Technical Context
The STM32H573RIT6 implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling secure boot via HDP-protected entry and SFI-based firmware installation. Its dual-core-aware GPDMA controllers offload CPU during concurrent crypto and sensor data acquisition.
It features dual 12-bit ADCs (5 Msps), CORDIC/FMAC math accelerators for motor control loop computation, and a flexible external memory controller supporting SDRAM, PSRAM, and Octo-SPI with hardware decryption - all managed under TrustZone-aware RCC and GTZC peripheral protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 250 MHz, with TrustZone, FPU, MPU, 375 DMIPS - enables real-time deterministic execution with hardware-enforced secure/non-secure world separation. |
| Memory | 2 Mbyte flash (ECC, dual-bank RWW, 100K-cycle data flash), 640 Kbyte SRAM (64K SRAM2 + 320K SRAM3 with flexible ECC) - supports concurrent firmware update and runtime operation without interruption. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, NIST SP800-90B TRNG, HUK - delivers PSA Level 3 and SESIP3 certified secure boot and OTA update integrity. |
| Timers & Control | 24 timers including six low-power 16-bit timers active in Stop mode, two 32-bit timers with quadrature encoder input - suitable for multi-axis motor control with ultra-low latency timing. |
| Connectivity | Two FDCAN, USB 2.0 FS host/device, USB Type-C/USB PD r3.1 controller, Ethernet MAC with DMA, Octo-SPI with on-the-fly decryption - enables secure industrial fieldbus bridging and encrypted external memory expansion. |
| Analog | Two 12-bit ADCs (5 Msps), one 12-bit dual-channel DAC, digital temperature sensor - supports high-fidelity sensor fusion and closed-loop analog actuation in compact edge nodes. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad - compatible with standard reflow profiles and legacy STM32H7 layout footprints while enabling full peripheral access in space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core power supply / ground | 1.71–3.6 V application supply; dual VDD pins support decoupling for noise-sensitive analog/digital domains. |
| VCAP | Internal LDO stabilization capacitor connection | Requires external 2.2 µF ceramic capacitor to stabilize SMPS/LDO output for core voltage regulation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervisor integration and tamper-triggered secure wipe. |
| BOOT0 | Boot mode selection | Configures primary boot source (system memory, flash, or embedded SRAM); tied low for normal flash execution. |
| PA13/PA14 | SWDIO/SWCLK debug interface | Serial Wire Debug pins with authenticated debug support - requires secure life cycle state to enable full debug access. |
| PC14/PC15 | LSE oscillator inputs | 32.768 kHz crystal connection for RTC and low-power timer clocking with ±20 ppm stability tolerance. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced memory isolation | Eight configurable SAU regions + ST-iROT ensure immutable secure boot and runtime separation of firmware, keys, and critical data. |
| On-the-fly Octo-SPI decryption | Hardware engine decrypts external flash contents in real time using AES-128/256 - eliminates software overhead and side-channel exposure during code fetch. |
| Flexible ECC configuration | SRAM3 supports per-bank ECC enable/disable - allows trade-off between reliability and memory footprint for non-critical buffers. |
| Low-power timer persistence | Six LPTIM instances retain operation in Stop mode with sub-microamp current draw - enables precise wake-up scheduling without CPU intervention. |
| Secure firmware installation (SFI) | Authenticated, signed firmware images validated before write to flash - prevents unauthorized or corrupted updates in field-deployed devices. |
Applications
| Industrial PLC Edge Node | Secure IoT Gateway |
|---|---|
Use Scenario: Compact programmable logic controller executing real-time I/O scanning, motion control, and Modbus TCP bridging in factory automation cabinets. IC Role / Device Role / Timing Role: Primary application MCU managing deterministic timer-driven I/O, FDCAN fieldbus interfacing, and Ethernet MAC packet routing with <10 µs jitter. Use Value: Dual-bank flash enables seamless firmware updates without stopping control loops; TrustZone isolates safety-critical logic from network-facing stacks. | Use Scenario: Battery-backed smart gateway aggregating BLE/Zigbee sensor data, performing local AI inference, and forwarding encrypted payloads to cloud via TLS-over-Ethernet. IC Role / Device Role / Timing Role: Secure application processor handling crypto acceleration (PKA/AES), trusted execution environment (TEE), and low-power sensor polling via LPTIM. Use Value: PSA Level 3 certification validates secure key storage and OTA update integrity; Octo-SPI decryption enables cost-effective encrypted external code storage. |
| Medical Diagnostic Handheld | EV Charging Station Controller |
Use Scenario: Portable ultrasound or ECG device requiring FDA-grade data integrity, low-noise analog acquisition, and tamper-evident logging. IC Role / Device Role / Timing Role: Main controller coordinating dual 12-bit ADC sampling at 5 Msps, DAC waveform generation, and secure patient data encryption before SD card storage. Use Value: Hardware TRNG and HUK guarantee cryptographically strong session keys; backup SRAM retains calibration data across power cycles. | Use Scenario: ISO 15118-compliant AC/DC charging station controller managing grid communication, safety interlocks, and USB-C PD negotiation. IC Role / Device Role / Timing Role: Safety-certified MCU running UCPD controller, FDCAN vehicle handshake, and real-time fault monitoring with watchdog co-verification. Use Value: Active tampers detect physical intrusion and trigger zeroization of private keys; dual watchdogs (IWDG/WWDG) enforce fail-safe shutdown on software hang. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VIT6 | No TrustZone, no PSA Level 3 certification; same LQFP100 pinout but larger package; lacks UCPD, OTFDEC, and dual AES engines. | Suitable for non-security-critical real-time control where crypto is software-implemented and external flash is unencrypted. | Select when security certification is unnecessary and legacy H7 toolchain compatibility is prioritized over hardware-enforced isolation. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core; includes SECO secure enclave but no PSA Level 3 certification; different package (BGA196) and peripheral set (no Octo-SPI, no UCPD). | Better suited for multimedia-rich HMI applications with GPU offload, not for compact industrial controllers requiring minimal BOM count. | Select only if dual-core asymmetric processing (M7 for UI, M4 for control) is required and board redesign for BGA is acceptable. |
Compared with STM32H573RIT6, the STM32H753VIT6 sacrifices hardware security for broader ecosystem maturity, while the i.MX RT1176 demands PCB redesign and offers no direct replacement for Octo-SPI decryption or USB-C PD control - making the H573RIT6 uniquely fit for compact, certified, encrypted edge nodes.
Availability
STM32H573RIT6 is available at Aetrix Electronics and suitable for industrial PLC edge nodes, secure IoT gateways, medical diagnostic handhelds, and EV charging station controllers requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32H573RIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H5 series is ST's flagship high-security MCU line built on Cortex-M33 with TrustZone, targeting PSA-certified applications in industrial control, energy infrastructure, and medical devices where hardware-rooted security is non-negotiable.
FAQ
What is the maximum operating frequency and associated performance metric for the STM32H573RIT6?
The STM32H573RIT6 operates at up to 250 MHz with an Arm Cortex-M33 core, delivering 375 DMIPS (Dhrystone 2.1) and 1023 CoreMark®. This performance is sustained with zero-wait-state execution from flash thanks to the 8-Kbyte instruction cache (ART Accelerator), enabling deterministic real-time response in motor control and industrial automation.
Does the STM32H573RIT6 support hardware-accelerated cryptography, and which algorithms are implemented?
Yes - it integrates two AES coprocessors (one DPA-resistant), a public key accelerator (PKA), HASH engine, and NIST SP800-90B compliant true random number generator (TRNG). These accelerate AES-128/256, RSA/ECC, SHA-256, and secure key derivation - all validated under SESIP3 and PSA Level 3 certification for secure boot and OTA updates.
What package type and pin count does the STM32H573RIT6 use, and is it footprint-compatible with other STM32 lines?
The STM32H573RIT6 uses an LQFP64 (10 × 10 mm, 0.5 mm pitch) package with 64 pins. While not pin-to-pin compatible with STM32H7 LQFP64 variants due to differing peripheral mappings and TrustZone-specific signals, its mechanical footprint matches - allowing reuse of PCB keep-out and thermal pad layout in migration designs.
How does the STM32H573RIT6 handle secure firmware updates in the field?
It implements Secure Firmware Installation (SFI) with authenticated, signed firmware images verified by the immutable root of trust (ST-iROT) before flash write. Combined with on-the-fly Octo-SPI decryption and hardware unique key (HUK)-based encryption, this ensures end-to-end integrity and confidentiality - meeting PSA Certified Level 3 requirements for remote updates in untrusted environments.
STM32H573RIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573RIT6 FAQ
1.How can I place an order for STM32H573RIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573RIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573RIT6 reliable?
The price and inventory of STM32H573RIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573RIT6 is usually 5 days.
3.What payment methods are accepted for STM32H573RIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573RIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573RIT6?
STM32H573RIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573RIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573RIT6?
For technical support, including STM32H573RIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573RIT6 requirements.
6.How does Aetrix verify that STM32H573RIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H573RIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573RIT6 meets industry standards.
7.What is the process for return or replacement of STM32H573RIT6?
All STM32H573RIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573RIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573RIT6 part is unused and in its original packaging.
Return procedure for STM32H573RIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573RIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

