My Inquiry
My Account
STMicroelectronics STM32H573VIT3Q
- Part No.:
- STM32H573VIT3Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H573VIT3Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,433
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573VIT3Q from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), dual AES coprocessors, and on-the-fly Octo-SPI decryption - deployed in secure industrial gateways requiring real-time control, encrypted firmware updates, and hardware-rooted trust.
For engineers reviewing the STM32H573VIT3Q datasheet, STM32H573VIT3Q pinout, STM32H573VIT3Q application, or STM32H573VIT3Q equivalent, key selection criteria include TrustZone-enforced peripheral isolation, SAES/PKA cryptographic acceleration, 24-timer concurrency (including six low-power timers active in Stop mode), and dual DMA controllers supporting deterministic real-time I/O offload.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling secure boot via unique entry point and HDP-protected secure hide area. Its dual-bank flash supports read-while-write with 100K-cycle data retention per bank, while SRAM3 offers flexible ECC configuration for safety-critical data buffers.
Security co-processing includes DPA-resistant public key accelerator (PKA) and two AES engines - one hardened against side-channel attacks - paired with NIST SP800-90B-compliant TRNG and hardware-unique key (HUK) for secure key derivation. The OTFDEC engine enables authenticated, decrypted execution directly from external Octo-SPI memories without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, up to 250 MHz - enables secure, deterministic real-time task scheduling with hardware-enforced privilege separation. |
| Flash Memory | 2 Mbyte embedded flash with ECC and dual-bank architecture - supports concurrent firmware update and execution with zero downtime. |
| SRAM | 640 Kbyte total: 64 Kbyte SRAM2 (ECC), 320 Kbyte SRAM3 (flexible ECC), 4 Kbyte backup SRAM - ensures data integrity across power modes including Standby. |
| Cryptographic Accelerators | Dual AES (one DPA-resistant), PKA, HASH, CORDIC, FMAC, OTFDEC - offloads TLS handshake, digital signature, and sensor fusion math from CPU. |
| Timers & Peripherals | 24 timers (18×16-bit, 2×32-bit), 34 communication interfaces (2×FDCAN, 12×U(S)ART, 6×SPI, 2×SAI, ETH MAC), 2×12-bit ADCs (5 Msps) |
| Security Certifications | SESIP3 and PSA Level 3 certified - validated assurance for secure boot, firmware upgrade, and key management in regulated deployments. |
| Power Supply | 1.71–3.6 V operation with integrated SMPS/LDO regulator - enables direct battery or wide-input industrial supply integration with scalable core voltage. |
Pinout & Package
LQFP100 (14 × 14 mm) package with 100-pin quad flat pack, 0.5 mm pitch, exposed thermal pad - optimized for industrial PCB assembly, thermal dissipation in enclosed enclosures, and EMI resilience.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent rails enable mixed-signal integrity and 5 V-tolerant I/O operation down to 1.08 V logic level. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced reset and tamper-triggered forced reset. |
| BOOT0 | Boot mode selection | Configures primary boot source (system memory, flash, or SRAM); tied high/low at power-up to enforce secure boot path. |
| PA13/PA14 | SWDIO/SWCLK debug interface | Authenticated Serial Wire Debug pins - require secure debug authentication before access, disabled in locked life cycle states. |
| PC14/PC15 | 32.768 kHz LSE oscillator inputs | Drive external crystal for RTC accuracy ±20 ppm; support tamper detection via clock failure monitoring. |
| PD0/PD1 | USART2_TX/USART2_RX | Dedicated low-power UART pins with automatic baud-rate detection - used for bootloader communication and field firmware recovery. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-aware peripherals | All major peripherals (GPIO, USART, SPI, ADC, timers) are configurable as Secure or Non-secure - enabling hardware-isolated secure service partitions. |
| Secure Firmware Installation (SFI) | Hardware-enforced validation of signed firmware images prior to flash write - prevents unauthorized code injection during OTA updates. |
| Flexible ECC on SRAM3 | Configurable per 32-byte sector: full ECC, partial ECC, or no ECC - balances RAM reliability vs. performance in safety-critical buffer zones. |
| Octo-SPI on-the-fly decryption | Decrypts external flash contents in real time using AES-128/256 keys stored in HUK-protected registers - eliminates need for RAM-based decryption buffers. |
| Two dual-port GPDMA controllers | Enable concurrent memory-to-peripheral transfers without CPU intervention - critical for deterministic sensor data acquisition and audio streaming. |
Applications
| Industrial PLC Controller | Secure Edge Gateway |
|---|---|
Use Scenario: Real-time motion control with multi-axis servo coordination and encrypted fieldbus communication. IC Role / Device Role / Timing Role: Primary controller executing deterministic PLC logic, managing EtherCAT/FDCAN timing, and enforcing secure firmware rollback protection. Use Value: Dual 32-bit timers with quadrature encoder input and six low-power timers active in Stop mode ensure precise motor phase alignment and wake-on-event responsiveness. | Use Scenario: Aggregating and preprocessing sensor data from legacy Modbus/KNX networks before TLS-encrypted cloud upload. IC Role / Device Role / Timing Role: Secure edge node performing authenticated data ingestion, local anomaly detection, and hardware-backed key rotation. Use Value: PKA + TRNG + HUK enable FIPS-compliant ECDSA signing; OTFDEC allows encrypted firmware storage in cost-effective Octo-SPI NOR flash. |
| Medical Diagnostic Device | Smart Energy Meter |
Use Scenario: Portable ultrasound system requiring real-time beamforming, analog front-end synchronization, and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Main SoC handling ADC sampling, CORDIC-based FFT processing, DAC waveform generation, and secure patient data storage. Use Value: Two 12-bit ADCs (5 Msps) with simultaneous sampling and FMAC accelerator reduce latency in signal chain processing by >40% vs. software-only implementation. | Use Scenario: Revenue-grade metering with tamper detection, secure tariff updates, and long-term data logging under intermittent power. IC Role / Device Role / Timing Role: Trusted metering controller managing metrology ADC, RTC with VBAT backup, and secure SEPP-compliant firmware updates. Use Value: Active tampers + LSE clock monitoring detect physical intrusion; 4 Kbyte backup SRAM retains critical logs during brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VIT6 | No TrustZone, no PKA or DPA-resistant AES; higher max clock (480 MHz) but lower security certification (PSA Level 1) | Suitable for non-regulated real-time control where crypto is software-implemented | Select when raw DSP throughput outweighs hardware security requirements. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core; lacks integrated OTFDEC and SAES but adds GPU and display pipeline | Better suited for HMI-rich edge devices needing GUI rendering over secure boot | Choose when human interface capability and Linux coexistence are prioritized over PSA Level 3 compliance. |
Compared with STM32H573VIT3Q, the STM32H753VIT6 trades hardware security for higher clock speed and larger flash, while the i.MX RT1176AVM8B shifts focus toward multimedia integration at the expense of dedicated cryptographic accelerators and SESIP3 certification - making the H573 optimal for regulated, crypto-intensive embedded systems.
Availability
STM32H573VIT3Q is available at Aetrix Electronics and suitable for industrial PLC controllers, secure edge gateways, medical diagnostic devices, and smart energy meters requiring stable component supply, long lifecycle commitment, and traceable sourcing.
Supply support for STM32H573VIT3Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32H5 series targets high-assurance embedded applications demanding PSA Level 3 and SESIP3 certification, combining Arm TrustZone with ST's proprietary secure boot and cryptographic IP to serve industrial, medical, and infrastructure markets.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32H573VIT3Q operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1), measured with ART Accelerator enabled and instruction cache active. This performance is sustained across temperature ranges (-40°C to +125°C) and supply voltages (1.71–3.6 V), verified per DS14121 Rev 5 test conditions.
Does this MCU support secure debug access, and how is it enforced?
Yes - secure debug requires authenticated access via SWD using a challenge-response protocol tied to the device's unique ID and life cycle state. Debug is permanently disabled in "Closed" life cycle mode unless authorized via secure debug token provisioned during manufacturing, preventing unauthorized firmware extraction or modification.
How does the flexible ECC on SRAM3 improve functional safety compliance?
SRAM3 allows per-sector ECC configuration (full/partial/none), enabling allocation of fully protected memory for ASIL-B/C safety-critical variables (e.g., control loop outputs) while reserving unprotected sectors for transient buffers - reducing overhead and simplifying ISO 26262 FMEDA analysis without compromising fault coverage.
Can the Octo-SPI interface execute code directly from external flash, and what security mechanisms apply?
Yes - the Octo-SPI interface supports XIP (execute-in-place) with on-the-fly AES-128/256 decryption using keys derived from the hardware-unique key (HUK). Decryption occurs transparently in hardware; plaintext never appears on the bus, and access is gated by TrustZone permissions - ensuring code confidentiality and integrity without software overhead.
STM32H573VIT3Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 14x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573VIT3Q FAQ
1.How can I place an order for STM32H573VIT3Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573VIT3Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573VIT3Q reliable?
The price and inventory of STM32H573VIT3Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573VIT3Q is usually 5 days.
3.What payment methods are accepted for STM32H573VIT3Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573VIT3Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573VIT3Q?
STM32H573VIT3Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573VIT3Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573VIT3Q?
For technical support, including STM32H573VIT3Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573VIT3Q requirements.
6.How does Aetrix verify that STM32H573VIT3Q is sourced from the original manufacturer or authorized distributors?
All STM32H573VIT3Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573VIT3Q meets industry standards.
7.What is the process for return or replacement of STM32H573VIT3Q?
All STM32H573VIT3Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573VIT3Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573VIT3Q part is unused and in its original packaging.
Return procedure for STM32H573VIT3Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573VIT3Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
