STMicroelectronics STM32H573VIT6
- Part No.:
- STM32H573VIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H573VIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,483
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573VIT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected banks), dual AES coprocessors, and on-the-fly Octo-SPI decryption - deployed in secure industrial gateways requiring real-time control, encrypted firmware updates, and hardware-rooted trust.
For engineers reviewing the STM32H573VIT6 datasheet, STM32H573VIT6 pinout, STM32H573VIT6 application, or STM32H573VIT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, SAES/SAI/FDCAN coexistence for edge-to-cloud connectivity, 1.71–3.6 V supply flexibility, and LQFP100 package compatibility with legacy STM32H7 routing footprints.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling secure boot via unique entry point and HDP-protected firmware validation. Its dual DMA controllers offload CPU during concurrent high-bandwidth operations - such as simultaneous FDCAN message handling, SAI audio streaming, and OTFDEC-secured Octo-SPI memory access.
ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to sustain zero-wait-state execution at 250 MHz, while CORDIC and FMAC coprocessors accelerate trigonometric and filter computations without CPU intervention - critical for real-time motor control and sensor fusion algorithms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure, deterministic real-time task scheduling and cryptographic isolation. |
| Flash Memory | 2 Mbyte with ECC and read-while-write capability - supports dual-bank firmware updates without system interruption. |
| SRAM | 640 Kbyte total: 64-Kbyte SRAM2 + 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - retains critical state across Stop/Standby modes. |
| Cryptography | Dual AES engines (one DPA-resistant), PKA, HASH, RNG (NIST SP800-90B compliant), OTFDEC - enables PSA Level 3 certified secure boot and firmware upgrade. |
| Timers | 24 timers including six low-power 16-bit timers active in Stop mode, two 32-bit timers with quadrature encoder input - suitable for motor control and precision timing in battery-powered systems. |
| Communication | Two FDCAN, four I²C (Fm+), twelve U(S)ART, two SAI, one Ethernet MAC, USB FS host/device, UCPD - supports industrial fieldbus bridging and multi-protocol IoT edge node design. |
| Analog | Two 12-bit ADCs (5 Msps), one dual-channel 12-bit DAC, digital temperature sensor - enables closed-loop analog signal acquisition and actuation. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant ECOPACK2 finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground | Separate analog/digital domains ensure noise immunity for ADC/DAC operation; VDDA must be ≥ VDD for full 12-bit accuracy. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and JTAG/SWD debug initiation. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for factory programming or recovery without SWD interface. |
| PA13/PA14 | SWDIO/SWCLK | Serial Wire Debug interface - enables authenticated debug access only when life cycle allows; no JTAG pins exposed in this package variant. |
| PD0/PD1 | OSC_IN/OSC_OUT | External crystal oscillator connection for HSE (4–50 MHz); required for precise clock generation and USB/ETH timing compliance. |
| PC10/PC11/PC12 | SDIO_CLK/SDIO_CMD/SDIO_D0–D3 | Full SD/SDIO/MMC interface supporting 4-bit wide data transfer up to 48 MHz - enables local storage expansion for logging or OTA update staging. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral security | Eight configurable SAU regions isolate secure/non-secure firmware execution and restrict peripheral access - prevents unauthorized DMA or register access to crypto accelerators. |
| On-the-fly Octo-SPI decryption | Hardware-accelerated AES-128/256 decryption of external serial flash/NOR memory - enables secure code execution directly from external memory without exposing plaintext. |
| Flexible power management | SMPS step-down converter with scalable output (0.6–1.4 V) plus LDO option - reduces system power by >30% vs. fixed LDO in active mode; supports dynamic voltage scaling. |
| Secure firmware installation (SFI) | Immutable root of trust validates signed firmware images before loading into flash - eliminates need for external secure element in cost-sensitive industrial designs. |
| Mathematical acceleration | CORDIC computes sin/cos/tan/arctan in <100 cycles; FMAC executes 32-tap FIR filters in single cycle - replaces software libraries for motor control and sensor preprocessing. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus RTU field devices and cloud MQTT brokers over Ethernet/USB-C. IC Role / Device Role / Timing Role: Central controller managing FDCAN, UART, Ethernet MAC, and UCPD interfaces with deterministic latency under TrustZone-secured RTOS. Use Value: Dual AES engines encrypt telemetry payloads while OTFDEC loads verified firmware patches from external NOR flash - eliminating external crypto ICs and reducing BOM count. | Use Scenario: Battery-powered smart sensor hub aggregating vibration, temperature, and humidity data with local AI inference. IC Role / Device Role / Timing Role: Low-power host executing sensor fusion on FMAC/CORDIC, waking peripherals via LPTIM-triggered interrupts, and transmitting via LPUART/USB. Use Value: Six low-power timers remain active in Stop mode to monitor sensor events; 4-Kbyte backup SRAM preserves context across 10-year battery life - no supercapacitor required. |
| Medical Data Logger | Programmable Logic Controller (PLC) |
Use Scenario: HIPAA-compliant patient vital sign recorder with tamper detection and encrypted SD card storage. IC Role / Device Role / Timing Role: Secure data acquisition engine using dual ADCs, digital temperature sensor, and active tampers - all isolated in secure world. Use Value: Hardware unique key (HUK) encrypts ECG waveform data before writing to SDIO; tamper pins trigger immediate SRAM wipe - meets IEC 62304 Class C requirements. | Use Scenario: DIN-rail mounted PLC executing ladder logic with real-time I/O scanning and safety monitoring. IC Role / Device Role / Timing Role: Deterministic controller running FreeRTOS with ISR-driven GPIO, timer, and FDCAN handlers - guaranteed sub-100 µs I/O response. Use Value: ART Accelerator ensures zero-wait-state flash execution at 250 MHz; 140 fast I/Os (5 V-tolerant) interface directly with 24 V industrial sensors without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VI | No TrustZone, no OTFDEC, no dual AES, lower security certification (PSA Level 1) | Lacks hardware-enforced secure boot and encrypted external memory execution | Select when cost sensitivity outweighs security requirements and external flash encryption is handled in software. |
| NXP i.MX RT1176 | Arm Cortex-M7 + M4 dual-core, no integrated TrustZone-aware crypto accelerators, larger footprint (BGA289) | Requires external secure element for PSA Level 3; higher power consumption in active mode | Select when dual-core asymmetric processing (e.g., M7 for UI, M4 for control) is mandatory and board space permits larger package. |
Compared with STM32H573VIT6, STM32H753VI trades security depth for lower unit cost and simpler toolchain support, while i.MX RT1176 offers higher raw throughput at the expense of power efficiency, package size, and integrated security assurance - making STM32H573VIT6 optimal for compact, certified, and power-constrained secure edge nodes.
Availability
STM32H573VIT6 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, medical data loggers, and programmable logic controllers requiring stable component supply, long-term lifecycle commitment, and traceable sourcing.
Supply support for STM32H573VIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with strong emphasis on industrial and secure embedded solutions.
The STM32H5 series targets high-assurance applications demanding PSA Level 3 and SESIP3 certification - designed specifically for secure IoT edge devices, industrial control systems, and medical electronics where hardware-rooted trust is non-negotiable.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32H573VIT6 operates at up to 250 MHz, achieving 375 DMIPS (Dhrystone 2.1) and 1023 CoreMark®. This performance is sustained via the ART Accelerator's 8-Kbyte instruction cache, which eliminates flash wait states - confirmed in DS14121 Rev 5 Section 3.2.1 and Table 7.
Does STM32H573VIT6 support external memory interfaces beyond Octo-SPI?
Yes - it integrates a Flexible Memory Controller (FMC) supporting SRAM, PSRAM, SDRAM/LPSDR, FRAM, and NOR/NAND memories with up to 16-bit data bus width. This is documented in Section 3.21 and electrical characteristics Table 5.3.18 of DS14121 Rev 5.
How is TrustZone implemented for peripheral security?
TrustZone is enforced via the Global TrustZone Controller (GTZC), which configures up to eight SAU regions to assign secure/non-secure attributes to memory and peripherals. All peripherals - including AES, RNG, and OCTOSPI - are TrustZone-aware and require secure-world access permission, per Sections 3.8 and 3.9 of the datasheet.
What packaging options are available for STM32H573VIT6?
The 'VIT6' suffix denotes the LQFP100 (14 × 14 mm) package with ECOPACK2 RoHS compliance. Other variants exist (e.g., 'ZIT6' = LQFP144, 'IIT6' = UFBGA169), but STM32H573VIT6 is exclusively LQFP100 - confirmed in Table 1 and Package Information Section 6.5 of DS14121 Rev 5.
STM32H573VIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573VIT6 FAQ
1.How can I place an order for STM32H573VIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573VIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573VIT6 reliable?
The price and inventory of STM32H573VIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573VIT6 is usually 5 days.
3.What payment methods are accepted for STM32H573VIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573VIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573VIT6?
STM32H573VIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573VIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573VIT6?
For technical support, including STM32H573VIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573VIT6 requirements.
6.How does Aetrix verify that STM32H573VIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H573VIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573VIT6 meets industry standards.
7.What is the process for return or replacement of STM32H573VIT6?
All STM32H573VIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573VIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573VIT6 part is unused and in its original packaging.
Return procedure for STM32H573VIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573VIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

