STMicroelectronics STM32H573ZIT3Q
- Part No.:
- STM32H573ZIT3Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H573ZIT3Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573ZIT3Q from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz max clock speed. It integrates 2 Mbyte flash (ECC, dual-bank RWW), 640 Kbyte SRAM (including ECC-enabled SRAM2/SRAM3), cryptographic accelerators (AES, PKA, HASH, RNG), and Octo-SPI with on-the-fly decryption - deployed in secure industrial gateways requiring real-time control, firmware integrity, and encrypted external memory access.
For engineers reviewing the STM32H573ZIT3Q datasheet, STM32H573ZIT3Q pinout, STM32H573ZIT3Q application, or STM32H573ZIT3Q equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank flash for seamless OTA updates, hardware-accelerated crypto for TLS/secure boot, and 140 I/Os with 5 V tolerance for mixed-voltage system interfacing.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling secure boot via unique entry point and HDP-protected firmware validation. Its dual GPDMA controllers offload CPU during concurrent crypto operations and high-bandwidth peripheral transfers (e.g., FDCAN + Ethernet MAC + SDMMC).
ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution from flash and deterministic performance for real-time tasks. The dual 12-bit ADCs support up to 5 Msps sampling, while CORDIC and FMAC coprocessors accelerate motor control and filtering algorithms without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU - enables secure, isolated execution of trusted firmware and real-time control tasks. |
| Max Clock Speed | 250 MHz - delivers 375 DMIPS and 1023 CoreMark® for demanding edge-processing workloads. |
| Flash Memory | 2 Mbyte with ECC and read-while-write - supports dual-bank firmware updates and data retention under fault conditions. |
| SRAM | 640 Kbyte total: 64-Kbyte SRAM2 (ECC), 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - ensures data integrity and low-power RTC operation. |
| Crypto Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, NIST SP800-90B TRNG - enables fast TLS handshake, secure boot, and key derivation. |
| Octo-SPI Interface | On-the-fly decryption of external serial memories - allows secure code/data execution directly from encrypted HyperFlash or PSRAM. |
| I/O Count & Tolerance | Up to 140 fast I/Os, most 5 V-tolerant - simplifies interface to legacy peripherals and mixed-voltage sensors without level shifters. |
Pinout & Package
STM32H573ZIT3Q uses a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per STMicroelectronics DS14121 Rev 5, Section 4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (1.71–3.6 V), analog (1.71–3.6 V), and I/O (1.08–3.6 V) enable precise noise isolation and flexible voltage scaling. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and debug probes. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or embedded SRAM) at power-on; tied low for normal flash execution. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins - provide authenticated debug access with life-cycle-controlled security enforcement. |
| PC13/PC14/PC15 | RTC-related signals | Support RTC oscillator (LSE), tamper detection, and 32 backup registers - critical for time-stamped secure logging. |
| PF12–PF15 | Octo-SPI data lines | Eight-bit bidirectional data bus for Octo-SPI - enables high-speed, encrypted access to external serial memories. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral security | Eight configurable SAU regions isolate peripherals (e.g., AES, RNG, GPIO) between secure/non-secure worlds - prevents unauthorized access to crypto keys or sensor data. |
| Secure firmware installation (SFI) | Hardware-verified signature check and image authentication before loading - eliminates risk of malicious firmware injection during field updates. |
| Flexible ECC configuration | SRAM3 supports programmable ECC granularity (full, partial, or disabled) - balances reliability vs. memory overhead for different data buffers. |
| Low-power timer availability | Six LPTIMs remain active in Stop mode - enables ultra-low-power wake-up triggers (e.g., sensor polling every 10 s) without full MCU restart. |
| Hardware unique key (HUK) | Device-specific key fused at manufacture and inaccessible to software - serves as root for key derivation in secure communication stacks. |
Applications
| Industrial Gateway Security | Secure Edge AI Node |
|---|---|
Use Scenario: Industrial gateway aggregating Modbus, CAN, and Ethernet traffic while enforcing TLS 1.3 and secure firmware updates over cellular backhaul. IC Role / Device Role / Timing Role: Main controller executing secure boot, runtime attestation, and encrypted data forwarding with hardware-accelerated crypto and TrustZone-isolated network stacks. Use Value: Prevents firmware rollback and man-in-the-middle attacks via immutable root of trust, HUK-based key binding, and on-the-fly Octo-SPI decryption of update payloads. | Use Scenario: Battery-powered edge node performing local inference on sensor data using lightweight neural networks, then transmitting encrypted results via LoRaWAN. IC Role / Device Role / Timing Role: Real-time inference host with CORDIC/FMAC acceleration, low-power timers for duty-cycled sensing, and secure key storage for payload encryption. Use Value: Enables sub-10 µA Stop-mode current with secure wake-up and deterministic 5 Msps ADC sampling - extends battery life while maintaining end-to-end data confidentiality. |
| Medical IoT Sensor Hub | Automotive Diagnostic Tool |
Use Scenario: Portable medical hub collecting ECG, SpO₂, and temperature data, storing logs in encrypted flash, and syncing to HIPAA-compliant cloud via Wi-Fi. IC Role / Device Role / Timing Role: Secure data acquisition controller with dual 12-bit ADCs, hardware TRNG for session keys, and PSA Level 3-certified crypto subsystem. Use Value: Meets IEC 62304 safety requirements through ECC RAM, flash error correction, and tamper-detecting backup registers - ensuring audit-trail integrity. | Use Scenario: Handheld OBD-II diagnostic tool supporting UDS over FDCAN, secure bootloader updates, and USB-C Power Delivery negotiation. IC Role / Device Role / Timing Role: Dual-interface controller managing FDCAN diagnostics, USB Type-C port control (UCPD), and secure firmware patching via signed DFU packets. Use Value: Eliminates need for external secure element by integrating SESIP3-certified crypto, HUK, and secure debug authentication - reduces BOM cost and board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753ZIT6 | No TrustZone, no PSA Level 3 certification; same pinout but lacks ST-iROT, SFI, and OTFDEC. | Suitable for non-security-critical real-time control where crypto is software-implemented. | Select only if security certification and hardware-enforced isolation are unnecessary. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core; includes SECO secure enclave but no PSA Level 3 certification; different package (BGA289). | Better for asymmetric processing (M7 for AI, M4 for control); requires external secure boot ROM. | Prefer when dual-core deterministic latency is required and external secure element integration is acceptable. |
Compared with STM32H573ZIT3Q, the STM32H753ZIT6 omits hardware-enforced security primitives needed for certified secure boot, while the i.MX RT1176 demands external secure provisioning and lacks integrated OTFDEC - making STM32H573ZIT3Q optimal for compact, certified, single-chip secure edge nodes.
Availability
STM32H573ZIT3Q is available at Aetrix Electronics and suitable for industrial gateways, medical IoT hubs, automotive diagnostic tools, and secure edge AI nodes requiring stable component supply across multi-year production cycles.
Supply support for STM32H573ZIT3Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H5 series targets high-assurance embedded systems requiring PSA Level 3 and SESIP3 certification, combining Arm TrustZone with ST's patented security IP (ST-iROT, SFI, HDP) for end-to-end firmware and data protection.
FAQ
What is the maximum operating temperature range for STM32H573ZIT3Q?
The STM32H573ZIT3Q is rated for industrial temperature range: –40 °C to +105 °C ambient, verified per DS14121 Rev 5 Section 5.3.1. This rating applies to all LQFP144 packages with JEDEC-standard reflow profiles and proper PCB thermal design.
Does STM32H573ZIT3Q support USB Type-C Power Delivery negotiation?
Yes - it integrates a dedicated UCPD (USB-C Power Delivery) controller compliant with USB PD 3.1 specification. The UCPD peripheral handles BMC signaling, policy engine execution, and VCONN switching without CPU intervention, as confirmed in Section 3.45 of DS14121 Rev 5.
How many independent watchdogs does STM32H573ZIT3Q include?
It includes two independent watchdogs: an Independent Watchdog (IWDG) with ultra-low-power free-running counter and a Window Watchdog (WWDG) with early-warning interrupt capability. Both are TrustZone-aware and can be configured in secure or non-secure worlds per GTZC settings.
Can STM32H573ZIT3Q execute code directly from external Octo-SPI memory?
Yes - with on-the-fly decryption enabled via OTFDEC, the device executes code directly from external Octo-SPI memories (e.g., HyperFlash, serial NOR) while maintaining confidentiality. This is supported in all power modes except Standby, and requires pre-programmed decryption keys in secure memory.
STM32H573ZIT3Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573ZIT3Q FAQ
1.How can I place an order for STM32H573ZIT3Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573ZIT3Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573ZIT3Q reliable?
The price and inventory of STM32H573ZIT3Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573ZIT3Q is usually 5 days.
3.What payment methods are accepted for STM32H573ZIT3Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573ZIT3Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573ZIT3Q?
STM32H573ZIT3Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573ZIT3Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573ZIT3Q?
For technical support, including STM32H573ZIT3Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573ZIT3Q requirements.
6.How does Aetrix verify that STM32H573ZIT3Q is sourced from the original manufacturer or authorized distributors?
All STM32H573ZIT3Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573ZIT3Q meets industry standards.
7.What is the process for return or replacement of STM32H573ZIT3Q?
All STM32H573ZIT3Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573ZIT3Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573ZIT3Q part is unused and in its original packaging.
Return procedure for STM32H573ZIT3Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573ZIT3Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

