STMicroelectronics STM32H725IGK6
- Part No.:
- STM32H725IGK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H725IGK6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,812
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H725IGK6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller operating at up to 550 MHz, featuring 1 MB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs delivering up to 3.6 MSPS, and integrated FD-CAN, Ethernet MAC, USB HS/FS OTG, and Chrom-ART Accelerator. It targets real-time industrial HMI, motor control gateways, and edge AI inference nodes requiring deterministic low-latency execution and graphics acceleration.
For engineers reviewing the STM32H725IGK6 datasheet, STM32H725IGK6 pinout, STM32H725IGK6 application, or STM32H725IGK6 equivalent, key selection considerations include its VFQFPN68 package with 68 pins, dual 16-bit ADC interleaving capability, embedded DC-DC regulator, L1 cache configuration (32 KB I-cache + 32 KB D-cache), and support for XiP via dual Octo-SPI interfaces.
Technical Context
The device implements a dual-bank Arm Cortex-M7 core with double-precision FPU, MPU, and tightly coupled memory architecture-128 KB TCM RAM (split into 128 KB data TCM and configurable instruction TCM remapping) enabling zero-wait-state code execution. Its memory subsystem includes ECC-protected flash and SRAM, flexible external memory controller (FMC) supporting SDRAM/NOR/NAND, and two Octo-SPI interfaces with execute-in-place (XiP) capability.
Peripherals are organized around four DMA controllers-including one MDMA with linked-list support-and feature hardware accelerators: CORDIC for trigonometric computation, FMAC for digital filtering, Chrom-ART (DMA2D) for 2D graphics composition, and DFSDM for sigma-delta modulator filtering. Clocking uses multiple PLLs (main, audio, USB, ADC) with independent domain control and sub-second RTC accuracy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 550 MHz with DP-FPU, 1177 DMIPS, L1 cache (32 KB I-cache + 32 KB D-cache) |
| Memory | 1 MB flash (ECC), 564 KB SRAM (ECC): 128 KB data TCM + 432 KB system RAM + 4 KB backup SRAM |
| Analog | 2×16-bit ADCs: 3.6 MSPS in 16-bit mode, 7.2 MSPS interleaved; 2×12-bit DACs; 2×OPAMP (GBW = 8 MHz) |
| Connectivity | 3×FD-CAN, 1×Ethernet MAC with DMA, USB 2.0 HS/FS OTG, 5×USART/UART, 6×SPI/I2S, 2×SAI, SPDIFRX, HDMI-CEC |
| Graphics & Acceleration | Chrom-ART Accelerator (DMA2D), CORDIC coprocessor, FMAC filter accelerator, LCD-TFT controller (XGA) |
| Package | VFQFPN68 (8 × 8 mm, 0.4 mm pitch), ECOPACK2-compliant, thermal pad exposed on bottom |
| Power | 1.62–3.6 V supply; integrated SMPS DC-DC regulator (VFQFPN68 variant); POR/PDR/PVD/BOR supervision |
Pinout & Package
STM32H725IGK6 is housed in a 68-pin Very Thin Quad Flat No-lead (VFQFPN) package measuring 8 mm × 8 mm with 0.4 mm pitch and an exposed thermal pad. This compact, thermally enhanced package supports high-density PCB layouts and efficient heat dissipation in space-constrained industrial and automotive applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Main, analog, and I/O power supplies | Independent domains enable noise isolation; VDDA must be ≥ VDD for ADC stability |
| VSS, VSSA, VSSIO2 | Ground returns | Dedicated analog ground (VSSA) minimizes coupling into sensitive ADC/DAC paths |
| VCAP_1, VCAP_2 | Internal LDO decoupling terminals | Require 2.2 µF ceramic capacitors each to stabilize core voltage regulator output |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os with alternate functions | Up to 128 GPIOs; many support event generation, EXTI, and timer input capture in low-power modes |
| PH0/PH1 | HSE crystal oscillator inputs | Support 4–50 MHz external crystal; essential for precise clock generation and USB/Ethernet timing |
| PD0/PD1 | USART2 TX/RX (default) | Bootloader communication interface; also configurable as SWD/JTAG debug pins |
| PF12–PF15 | Ethernet RMII interface | Direct connection to PHY without external glue logic; supports 10/100 Mbps operation |
| PE2–PE7 | FDCAN1 TX/RX and associated control signals | FD-CAN physical layer interface compliant with ISO 11898-1:2015; supports bit rates up to 5 Mbps |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + TCM Architecture | 32 KB instruction + 32 KB data cache + 128 KB data TCM enables deterministic real-time response and eliminates flash wait states |
| Dual 16-bit ADC Interleaving | 7.2 MSPS aggregate sampling rate across two ADCs improves resolution and SNR in motor current sensing and power quality monitoring |
| Embedded SMPS Regulator | Integrated DC-DC converter reduces external BOM count and improves efficiency over linear regulators in battery-powered or thermally constrained systems |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics composition offloads CPU during GUI rendering, reducing frame latency in HMI displays |
| CORDIC & FMAC Coprocessors | Fixed-point trigonometric (sin/cos/atan) and FIR/IIR filter computations executed in hardware, freeing M7 core for application logic |
Applications
| Industrial Motor Control Gateway | Edge-AI Vision Node |
|---|---|
Use Scenario: Real-time coordination of multi-axis servo drives with fieldbus integration (CANopen, EtherCAT) and local HMI display. IC Role / Device Role / Timing Role: Central controller executing motion algorithms, managing FD-CAN/Ethernet comms, and driving TFT-LCD via LTDC with Chrom-ART acceleration. Use Value: Deterministic 550 MHz M7 execution + dual ADC interleaving enables simultaneous current/voltage sampling at 7.2 MSPS for vector control loop closure within 1 µs jitter. | Use Scenario: Low-power vision inference at network edge using camera input, lightweight CNN model, and local result visualization. IC Role / Device Role / Timing Role: Image acquisition via DCMI, preprocessing via CORDIC/FMAC, inference via CMSIS-NN on M7, and GUI rendering via DMA2D. Use Value: On-chip 564 KB ECC SRAM stores model weights and feature maps; dual Octo-SPI XiP allows direct execution from external flash, minimizing boot time and memory footprint. |
| Smart Energy Metering Hub | Automotive Body Control Module (BCM) |
Use Scenario: Multi-tariff electricity meter with harmonic analysis, secure firmware updates, and RS-485/PLC communication. IC Role / Device Role / Timing Role: High-precision metrology engine using 16-bit ADCs and DFSDM filters, secure boot via ROP/PC-ROP, and isolated comms via UART/SPI. Use Value: Dual 16-bit ADCs with 3.6 MSPS sampling and built-in digital filtering eliminate need for external metrology ASICs while meeting IEC 62053-22 Class 0.2 accuracy. | Use Scenario: Centralized vehicle body electronics managing lighting, door locks, HVAC, and diagnostics over FD-CAN and LIN. IC Role / Device Role / Timing Role: Main BCM MCU handling FD-CAN protocol stack, PWM dimming control, LIN transceiver interface, and secure OTA update verification. Use Value: Integrated FD-CAN controllers support 5 Mbps data rates for fast diagnostic uploads; embedded DC-DC regulator sustains operation down to 4.5 V battery input during cranking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H735IGK6 | Same VFQFPN68 package; adds AES-256/GCM/SHA-256 crypto accelerator and higher-speed USB HS PHY (480 Mbps vs 480 Mbps nominal, but improved signal integrity) | Better suited for secure firmware distribution and encrypted cloud telemetry where cryptographic throughput matters | Select when TLS 1.3 handshake performance or secure bootloader validation speed is critical |
| STM32H723ZGT6 | LQFP144 package (144-pin); same M7 core and peripherals but reduced RAM (512 KB vs 564 KB) and no embedded SMPS (LDO-only) | Preferred for prototyping or cost-sensitive designs where thermal management is less constrained and external DC-DC is acceptable | Choose when board layout flexibility outweighs power efficiency, or when legacy LQFP tooling is in place |
Compared with STM32H725IGK6, the H735IGK6 adds hardware crypto acceleration for faster secure boot and OTA, while the H723ZGT6 trades SMPS integration and RAM headroom for larger pin count and LQFP manufacturability-making the IGK6 optimal for compact, thermally demanding, and power-sensitive industrial edge nodes.
Availability
STM32H725IGK6 is available at Aetrix Electronics and suitable for industrial motor control gateways, edge-AI vision nodes, smart energy metering hubs, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32H725IGK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and graphics capability-specifically engineered for industrial automation, motor control, and intelligent edge devices where performance-per-watt and peripheral integration are critical.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32H725IGK6 achieves 550 MHz via its Arm Cortex-M7 core with dual-issue superscalar pipeline and L1 cache. This frequency requires stable 1.2 V core supply, proper VCAP decoupling (2.2 µF per pin), and use of internal PLL with HSE or HSI as source. Thermal derating applies above 85°C ambient; junction temperature must remain ≤105°C for sustained operation.
Does this MCU support external SDRAM, and what interface is used?
Yes, STM32H725IGK6 supports external SDRAM through its Flexible Memory Controller (FMC) with 16-bit data bus and address multiplexing. It supports LPDDR/SDR/DDR1 SDRAM with programmable timing registers, enabling up to 128 MB expansion. The FMC operates independently of the AHB bus, allowing concurrent CPU access and DMA transfers without contention.
How does the embedded SMPS regulator differ from traditional LDOs in this package?
The VFQFPN68 variant integrates a synchronous step-down SMPS (buck converter) replacing the standard LDO for Vcore. It delivers >85% efficiency at 200 mA load versus ~60% for LDOs, significantly reducing thermal load. It requires external components: 1 µH inductor, 10 µF output capacitor, and compensation network per datasheet Figure 12 in Section 3.7.3.
Can the two 16-bit ADCs operate simultaneously in interleaved mode, and what is the effective resolution?
Yes, ADC1 and ADC2 can be configured in dual interleaved mode achieving 7.2 MSPS aggregate sampling rate. Effective resolution remains 16 bits with ENOB ≥14.2 bits at 100 kHz input, verified by AC characteristics in Section 6.3.22 of DS13311 Rev 5. Interleaving requires synchronization via TIMx trigger and shared DMA channel with double-buffering enabled.
STM32H725IGK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 12x12/b, 22x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H725IGK6 FAQ
1.How can I place an order for STM32H725IGK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H725IGK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H725IGK6 reliable?
The price and inventory of STM32H725IGK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H725IGK6 is usually 5 days.
3.What payment methods are accepted for STM32H725IGK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H725IGK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H725IGK6?
STM32H725IGK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H725IGK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H725IGK6?
For technical support, including STM32H725IGK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H725IGK6 requirements.
6.How does Aetrix verify that STM32H725IGK6 is sourced from the original manufacturer or authorized distributors?
All STM32H725IGK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H725IGK6 meets industry standards.
7.What is the process for return or replacement of STM32H725IGK6?
All STM32H725IGK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H725IGK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H725IGK6 part is unused and in its original packaging.
Return procedure for STM32H725IGK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H725IGK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

