STMicroelectronics STM32H725VGT6TR
- Part No.:
- STM32H725VGT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H725VGT6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,142
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H725VGT6TR from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit MCU operating at up to 550 MHz, featuring 1 MB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs delivering up to 3.6 MSPS, and integrated FD-CAN, Ethernet MAC, USB 2.0 HS/FS OTG, and Chrom-ART Accelerator - deployed in industrial HMI controllers requiring real-time graphics, deterministic communication, and secure firmware execution.
For engineers reviewing the STM32H725VGT6TR datasheet, STM32H725VGT6TR pinout, STM32H725VGT6TR application, or STM32H725VGT6TR equivalent, key selection considerations include its VFQFPN68 package with 68 pins, dual-core-ready memory architecture (TCM RAM + system RAM remapping), 3× FD-CAN interfaces for automotive diagnostics, hardware-accelerated graphics offload, and embedded DCDC regulator supporting 1.62–3.6 V supply operation.
Technical Context
This MCU implements a dual-bank Arm Cortex-M7 core with DP-FPU, 32-KB instruction and 32-KB data L1 caches enabling zero-wait-state execution, and MPU support for RTOS-based partitioning. Its memory subsystem includes 128 KB data TCM RAM for time-critical variables and up to 256 KB of system RAM remappable as instruction TCM RAM - enabling deterministic interrupt latency under 10 ns.
The peripheral set integrates three FD-CAN controllers compliant with ISO 11898-1:2015, an Ethernet MAC with DMA, two SAI audio interfaces, and dual 16-bit ADCs capable of 7.2 MSPS in interleaved mode - all synchronized via a centralized RCC with multiple PLLs (including audio PLL) and precise clock gating per peripheral domain.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 550 MHz with DP-FPU, L1 cache (32 KB I-cache + 32 KB D-cache), 1177 DMIPS |
| Flash Memory | 1 MB embedded flash with ECC; supports XIP from Octo-SPI and dual-bank read-while-write |
| SRAM | 564 KB total: 128 KB data TCM + 432 KB system RAM (up to 256 KB remappable as I-TCM) + 4 KB backup SRAM |
| Analog Peripherals | 2× 16-bit ADCs (3.6 MSPS single, 7.2 MSPS interleaved), 1× 12-bit ADC (5 MSPS), 2× OPAMP (GBW = 8 MHz), 2× DAC |
| Communication | 3× FD-CAN, 1× Ethernet MAC with DMA, 5× USART/UART, 6× SPI/I2S, 2× SAI, USB 2.0 HS/FS OTG, HDMI-CEC |
| Graphics & Timing | Chrom-ART Accelerator (DMA2D), LCD-TFT controller (XGA), CORDIC/FMAC coprocessors, RTC with subsecond accuracy |
| Package & Power | VFQFPN68 (8 × 8 mm), 1.62–3.6 V supply, embedded DCDC regulator, -40°C to +105°C industrial temp range |
Pinout & Package
STM32H725VGT6TR uses a 68-pin Very Thin Quad Flat No-lead (VFQFPN) package with 0.4 mm pitch, 8 mm × 8 mm body, and exposed thermal pad. Pin assignment follows ST's standard STM32H725VG pinout for VFQFPN68 - validated against DS13311 Rev 5 Section 5 (Pinouts and Alternate Functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Dedicated domains: VDD (digital core), VDDA (analog), VDDIO2 (I/O bank 2); each requires local decoupling per datasheet layout rules |
| VCAP_1, VCAP_2 | Internal LDO bypass capacitors | Two 2.2 µF ceramic caps required on VCAP pins to stabilize internal 1.2 V core regulator; omission causes boot failure |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.62–3.6 V logic; minimum pulse width 20 ns for reliable assertion |
| PA13/PA14/SWCLK/SWDIO | SWD debug interface | Standard 2-pin ARM Serial Wire Debug; no JTAG pins exposed in VFQFPN68 - limits trace depth to SWO only |
| PD0/PD1 | OSC_IN/OSC_OUT | Connects to 4–50 MHz external crystal; enables HSE clock source for USB/Ethernet timing accuracy and PLL stability |
| PA15/PB3/PB4 | JTDI/JTDO/SWV | Not available in VFQFPN68 package - JTAG and SWV trace are disabled; debugging limited to SWD with basic halt/run control |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + Zero-Wait-State Flash | 32 KB instruction + 32 KB data cache enables deterministic code execution from flash without wait states at 550 MHz |
| ECC Protection | Full ECC on 1 MB flash and all 564 KB SRAM prevents silent data corruption in safety-critical industrial firmware |
| FD-CAN Triple Interface | Three independent FD-CAN controllers support simultaneous CAN FD (5 Mbps) and classical CAN (1 Mbps) networks for gateway applications |
| Chrom-ART Accelerator | DMA2D hardware blitter accelerates 2D graphics operations (copy, fill, blend) reducing CPU load by >70% in GUI rendering |
| Embedded DCDC Regulator | Integrated buck converter replaces external PMIC, achieving >85% efficiency at 200 mA and simplifying power tree design |
| DFSDM + Sigma-Delta Support | 8-channel digital filter for sigma-delta modulators enables direct connection to high-resolution audio or current-sense ADCs without FPGA |
Applications
| Industrial HMI Controller | Automotive Diagnostic Gateway |
|---|---|
|
Use Scenario: Touch-enabled factory floor display with real-time process visualization, alarm logging, and EtherNet/IP connectivity. IC Role / Device Role / Timing Role: Primary application processor executing FreeRTOS, driving 800×480 TFT via LTDC, managing dual 16-bit ADCs for analog sensor fusion, and handling Ethernet+USB host comms. Use Value: Chrom-ART offloads GUI rendering; TCM RAM ensures <5 µs response to I/O interrupts; FD-CAN supports UDS diagnostics over vehicle bus. |
Use Scenario: In-vehicle OBD-II diagnostic tool bridging CAN FD, USB, and Bluetooth modules for ECU reprogramming and live parameter streaming. IC Role / Device Role / Timing Role: Central protocol translator running AUTOSAR-compliant CAN stack, buffering flash updates via USB OTG, and timestamping CAN frames with RTC subsecond accuracy. Use Value: Triple FD-CAN allows concurrent access to powertrain, chassis, and infotainment buses; embedded DCDC sustains operation during cold-cranking dips. |
| Medical Imaging Front-End | Programmable Logic Controller (PLC) |
|
Use Scenario: Portable ultrasound front-end acquiring RF echo data from 64-channel transducer array with real-time beamforming and spectral analysis. IC Role / Device Role / Timing Role: High-speed data acquisition controller interfacing to ADCs via DFSDM, performing CORDIC-based phase rotation, and streaming processed data over USB/Ethernet. Use Value: Dual 16-bit ADCs sample at 3.6 MSPS per channel; FMAC accelerates FIR filtering; ECC RAM guarantees integrity of patient waveform data. |
Use Scenario: DIN-rail mounted PLC executing IEC 61131-3 ladder logic with motion control, analog I/O expansion, and Modbus TCP fieldbus integration. IC Role / Device Role / Timing Role: Deterministic real-time controller using MPU-protected memory partitions, servicing 16-bit ADC inputs at 10 kHz, and synchronizing servo drives via PWM timers. Use Value: Seventeen 16-bit timers with quadrature encoder input enable precise motor position tracking; LPUART maintains serial comms during Stop mode for low-power monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H735VGT6 | Same VFQFPN68 package, identical pinout, but adds AES-256/HASH/RNG crypto accelerators and removes one SAI interface | Better suited for secure firmware update and encrypted data logging; lacks second SAI needed for stereo audio playback | Select when cryptographic services outweigh dual-audio interface needs; drop-in replacement for non-audio security gateways |
| STM32H723VGT6 | Omits Ethernet MAC, one FD-CAN, Chrom-ART, and CORDIC/FMAC; retains same CPU, memory, ADC, and DCDC | Targeted at cost-sensitive motor control or sensor hub designs where networking and graphics are unnecessary | Choose for simplified BOM and lower licensing cost where Ethernet/FD-CAN/graphics are unused - no PCB redesign required |
Compared with STM32H725VGT6TR, the H735 offers stronger security primitives at the expense of audio interface count, while the H723 reduces peripheral count to cut cost and power - both retain identical CPU performance, memory map, and VFQFPN68 footprint for seamless migration.
Availability
STM32H725VGT6TR is available at Aetrix Electronics and suitable for industrial HMI controllers, automotive diagnostic gateways, medical imaging front-ends, and programmable logic controllers requiring stable component supply across multi-year production cycles.
Supply support for STM32H725VGT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and graphical capability - specifically engineered for industrial automation, automotive telematics, and advanced medical equipment where performance, security, and longevity are critical.
FAQ
What is the maximum operating temperature for STM32H725VGT6TR?
The STM32H725VGT6TR is rated for industrial temperature range: –40°C to +105°C ambient. This is confirmed in DS13311 Rev 5 Section 6.3.1, with thermal derating applied above 85°C for sustained 550 MHz operation. The VFQFPN68 package's θJA is 36.5°C/W, requiring ≥250 mm² copper pour under the thermal pad for full-spec operation at 105°C.
Does STM32H725VGT6TR support external SDRAM?
Yes - it integrates a Flexible Memory Controller (FMC) supporting SDRAM/LPSDR SDRAM with up to 24-bit data bus width and configurable row/column addressing. DS13311 Rev 5 Section 3.17 specifies support for 16-Mbit to 512-Mbit densities, with initialization handled by HAL drivers or custom FSMC configuration sequences.
Can the embedded DCDC regulator be disabled in favor of external LDO supply?
No - the VFQFPN68 variant (denoted by 'V' in part number) mandates use of the internal DCDC regulator; external VDD supply is not supported. DS13311 Rev 5 Section 3.7.3 explicitly states "VFQFPN68 variant is DCDC only", and VDD must be connected to DCDC output (VDD_DCDC) with appropriate output capacitor.
How many independent clock sources does STM32H725VGT6TR provide?
It provides six independent clock sources: HSE (4–50 MHz crystal), HSI (64 MHz RC), HSI48 (48 MHz RC, for USB), CSI (4 MHz RC, for LSE-less RTC), LSE (32.768 kHz crystal), and LSI (32 kHz RC). All can drive separate PLLs or peripherals directly, with automatic failover and clock security system (CSS) monitoring on HSE.
STM32H725VGT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H7
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 67
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 30x12/16b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H725VGT6TR FAQ
1.How can I place an order for STM32H725VGT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H725VGT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H725VGT6TR reliable?
The price and inventory of STM32H725VGT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H725VGT6TR is usually 5 days.
3.What payment methods are accepted for STM32H725VGT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H725VGT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H725VGT6TR?
STM32H725VGT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H725VGT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H725VGT6TR?
For technical support, including STM32H725VGT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H725VGT6TR requirements.
6.How does Aetrix verify that STM32H725VGT6TR is sourced from the original manufacturer or authorized distributors?
All STM32H725VGT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H725VGT6TR meets industry standards.
7.What is the process for return or replacement of STM32H725VGT6TR?
All STM32H725VGT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H725VGT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H725VGT6TR part is unused and in its original packaging.
Return procedure for STM32H725VGT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H725VGT6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

