STMicroelectronics STM32H730IBK6Q
- Part No.:
- STM32H730IBK6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H730IBK6Q.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:789
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H730IBK6Q from STMicroelectronics is an Arm® Cortex®-M7 32-bit microcontroller operating at up to 550 MHz, featuring 128 KB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs (up to 3.6 MSPS), triple FDCAN interfaces, and hardware crypto acceleration (AES-128/192/256, SHA-2, HMAC). It targets high-performance industrial HMI, motor control gateways, and secure edge nodes requiring real-time graphics and deterministic communication.
For engineers reviewing the STM32H730IBK6Q datasheet, STM32H730IBK6Q pinout, STM32H730IBK6Q application, or STM32H730IBK6Q equivalent, key selection criteria include its 550 MHz M7 core with L1 cache, 564 KB ECC-protected SRAM split across TCM and system RAM, triple FDCAN support for automotive-grade networking, Chrom-ART accelerator for XGA LCD-TFT rendering, and on-the-fly Octo-SPI decryption for secure external code execution.
Technical Context
The STM32H730IBK6Q integrates a dual-bank Arm Cortex-M7 core with 32 KB instruction and 32 KB data caches enabling zero-wait-state execution, coupled with a Memory Protection Unit (MPU) and 2778 CoreMark performance. Its memory subsystem includes 128 KB embedded flash with ECC, 128 KB data TCM RAM for time-critical variables, and 432 KB system RAM-up to 256 KB remappable as instruction TCM RAM.
It implements three independent FDCAN controllers compliant with ISO 11898-1:2015, supporting bit rates up to 5 Mbps and protocol-level FD frame handling; the Chrom-ART Accelerator (DMA2D) offloads 2D graphics composition tasks from the CPU, while dual 16-bit ADCs operate in interleaved mode at 7.2 MSPS for high-fidelity sensor acquisition in motor control and power conversion systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 550 MHz with DP-FPU, L1 cache (32 KB I-cache + 32 KB D-cache) |
| Flash Memory | 128 KB with ECC - ensures runtime integrity and field reliability in safety-critical firmware |
| SRAM | 564 KB total with full ECC: 128 KB data TCM + 432 KB system RAM (256 KB remappable as I-TCM) |
| ADC Performance | 2× 16-bit ADCs, up to 3.6 MSPS per converter; 7.2 MSPS in double-interleaved mode for synchronized sampling |
| FDCAN Interfaces | 3× fully independent FDCAN controllers supporting ISO 11898-1:2015, up to 5 Mbps, with Tx/Rx FIFOs and protocol-aware filtering |
| Crypto Acceleration | AES-128/192/256, TDES, SHA-1/SHA-2 (MD5, SHA-224/256), HMAC, and 2× OTFDEC AES-128 engines for Octo-SPI memory decryption |
| Graphics Engine | Chrom-ART Accelerator (DMA2D) enabling hardware-accelerated 2D composition, alpha blending, and color format conversion for XGA-resolution displays |
Pinout & Package
STM32H730IBK6Q uses a 100-pin TFBGA package (8 × 8 mm, 0.8 mm pitch, A08Q footprint), optimized for space-constrained industrial and automotive applications. The package supports 82 general-purpose I/Os with interrupt capability, multiple alternate functions per pin, and dedicated power/ground distribution for low-noise analog and high-speed digital operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog supply/ground | Independent 1.62–3.6 V analog domain with dedicated filtering; required for ADC/DAC/OPAMP operation |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 82 GPIOs supporting multiple alternate functions including FDCAN_RX/TX, SPI/I2S, SAI, SDMMC, and Ethernet MAC signals |
| PC13–PC15 | RTC/LSE interface | Dedicated pins for 32.768 kHz crystal or oscillator input and RTC backup domain control |
| PD0–PD1 | FMC address/data bus | Support external NOR/NAND/SDRAM interfacing via Flexible Memory Controller with 24-bit data bus capability |
| PF0–PF15 | Octo-SPI interface | Two independent Octo-SPI controllers with XiP support and on-the-fly AES decryption (OTFDEC) |
| PH0–PH15 | LCD-TFT controller | Direct RGB/ITU-R BT.656 interface for XGA (1024×768) display output with hardware timing generation |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + MPU | 32 KB instruction + 32 KB data cache enables zero-wait-state flash execution; MPU enforces memory access permissions for RTOS and security partitions |
| ECC-Protected Memory | Full ECC coverage on 128 KB flash and all 564 KB SRAM prevents silent data corruption in industrial environments with EMI exposure |
| Triple FDCAN | Three isolated FDCAN controllers allow concurrent CAN FD networks - e.g., vehicle chassis, powertrain, and infotainment domains - without software arbitration |
| Chrom-ART Accelerator | Offloads bitmap scaling, rotation, alpha blending, and color conversion from CPU, reducing CPU load by >60% in GUI-intensive HMI applications |
| On-the-fly Decryption | 2× OTFDEC AES-128 engines decrypt Octo-SPI external flash in real time, enabling secure boot and encrypted firmware updates without RAM overhead |
| Mathematical Coprocessors | CORDIC (trigonometric functions) and FMAC (filtering) accelerate motor control algorithms and signal processing, cutting computation latency by 4× vs. software-only implementation |
Applications
| Industrial HMI Gateway | Automotive Body Control Module |
|---|---|
Use Scenario: Centralized dashboard controller aggregating CAN FD messages from door modules, lighting, HVAC, and seat controls while driving a 1024×768 TFT display. IC Role / Device Role / Timing Role: Real-time message routing hub with deterministic FDCAN scheduling, Chrom-ART-driven GUI rendering, and hardware crypto for OTA update verification. Use Value: Eliminates need for separate display processor and CAN gateway ICs; single-chip solution reduces BOM cost by 32% and PCB area by 45%. |
Use Scenario: Secure body controller managing smart lighting, window lift, mirror adjustment, and intrusion detection using multi-channel ADC inputs and PWM outputs. IC Role / Device Role / Timing Role: Safety-aware MCU with ROP/PC-ROP, tamper detection, and secure firmware upgrade (SB-SFU) enforcing ASIL-B compliance for non-safety-critical but security-sensitive functions. Use Value: Meets ISO/SAE 21434 cybersecurity requirements out-of-box; eliminates external secure element for key storage and signature verification. |
| High-Precision Motor Drive | Secure Edge IoT Node |
Use Scenario: Field-oriented control (FOC) of PMSM motors in servo drives, requiring synchronized current sensing, fast PWM generation, and thermal monitoring. IC Role / Device Role / Timing Role: Dual 16-bit ADCs sample phase currents at 7.2 MSPS in interleaved mode; advanced timers generate <100 ns resolution PWM with dead-time insertion and fault protection. Use Value: Enables sub-1% torque ripple at 20 kHz switching frequency; eliminates external ADC and timer co-processors. |
Use Scenario: Battery-powered sensor aggregator collecting vibration, temperature, and humidity data, then transmitting encrypted payloads over LTE-M or NB-IoT. IC Role / Device Role / Timing Role: Ultra-low-power stop-mode operation (2.5 µA with RTC + 4 KB backup SRAM active); hardware RNG and AES-256 encrypt sensor data before transmission. Use Value: Achieves >10-year battery life with coin-cell power; cryptographic operations consume <5% of active-mode energy budget. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher flash (2 MB vs. 128 KB), no crypto acceleration, larger LQFP100 package (14×14 mm) | Suitable for complex embedded Linux or RTOS-based applications needing large code space but less emphasis on secure boot | Select when firmware size exceeds 128 KB and hardware crypto is not required; avoid if board space or security certification is constrained |
| STM32H750IBK6 | Same package and pinout, identical peripherals, but with 64 KB flash (vs. 128 KB) and no DFSDM or SPDIFRX | Targeted at cost-optimized variants where flash headroom and sigma-delta audio capture are unnecessary | Choose only for legacy design migration where flash usage is confirmed ≤64 KB; verify absence of DFSDM impact on sensor interface architecture |
Compared with STM32H743VIT6, the STM32H730IBK6Q trades flash capacity for enhanced security features (OTFDEC, SB-SFU) and smaller footprint; versus STM32H750IBK6, it doubles flash and adds DFSDM/SPDIFRX - making it optimal for secure, feature-rich edge nodes where code density and peripheral completeness outweigh raw storage needs.
Availability
STM32H730IBK6Q is available at Aetrix Electronics and suitable for industrial HMI gateways, automotive body controllers, high-precision motor drives, and secure edge IoT nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H730IBK6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time performance, advanced security, and rich peripheral integration - specifically engineered for deterministic control, graphical user interfaces, and secure connectivity in resource-constrained edge devices.
FAQ
What is the maximum operating frequency and core configuration of the STM32H730IBK6Q?
The STM32H730IBK6Q features a single Arm Cortex-M7 core running at up to 550 MHz, with double-precision floating-point unit (DP-FPU), 32 KB instruction cache, and 32 KB data cache. It does not include a dual-core configuration; the M7 core is the sole application processor, with no companion M4 or M0+ co-processor on this variant.
Does the STM32H730IBK6Q support secure boot and firmware encryption?
Yes. It includes a bootloader with Security Firmware Installation (SFI) and Secure Boot and Secure Firmware Update (SB-SFU) services. Two on-the-fly decryption engines (OTFDEC) enable real-time AES-128 decryption of external Octo-SPI flash contents, and hardware crypto accelerators support AES-128/192/256, SHA-2, and HMAC for authenticated boot and firmware validation.
How many FDCAN interfaces does the STM32H730IBK6Q provide, and what standards do they support?
The STM32H730IBK6Q integrates three fully independent FDCAN controllers compliant with ISO 11898-1:2015. Each supports Classical CAN and CAN FD frames, bit rates up to 5 Mbps in FD mode, programmable data field lengths (up to 64 bytes), and hardware message filtering with Rx FIFOs - enabling concurrent multi-domain automotive or industrial network communication.
What is the package type and pin count of the STM32H730IBK6Q, and is it pin-compatible with other STM32H730 variants?
The STM32H730IBK6Q uses a 100-pin TFBGA package (8 × 8 mm, 0.8 mm pitch, A08Q footprint). It shares identical pinout and electrical characteristics with other STM32H730xB variants in the same TFBGA100 package (e.g., STM32H730VBT6), enabling drop-in replacement within the same package family - provided flash and peripheral requirements align.
STM32H730IBK6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 12x12/b, 22x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H730IBK6Q FAQ
1.How can I place an order for STM32H730IBK6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H730IBK6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H730IBK6Q reliable?
The price and inventory of STM32H730IBK6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H730IBK6Q is usually 5 days.
3.What payment methods are accepted for STM32H730IBK6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H730IBK6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H730IBK6Q?
STM32H730IBK6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H730IBK6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H730IBK6Q?
For technical support, including STM32H730IBK6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H730IBK6Q requirements.
6.How does Aetrix verify that STM32H730IBK6Q is sourced from the original manufacturer or authorized distributors?
All STM32H730IBK6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H730IBK6Q meets industry standards.
7.What is the process for return or replacement of STM32H730IBK6Q?
All STM32H730IBK6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H730IBK6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H730IBK6Q part is unused and in its original packaging.
Return procedure for STM32H730IBK6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H730IBK6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

