STMicroelectronics STM32H730ZBI6
- Part No.:
- STM32H730ZBI6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-UFBGA
- Datasheet:
-
STM32H730ZBI6.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 144UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H730ZBI6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller operating at up to 550 MHz, featuring 128 KB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs (3.6 MSPS), triple FDCAN, Ethernet MAC, USB HS/FS OTG, and hardware crypto acceleration (AES-128/192/256, SHA-2, HMAC). It targets real-time industrial HMI, motor control gateways, and secure edge nodes requiring deterministic execution and graphics offload.
For engineers reviewing the STM32H730ZBI6 datasheet, STM32H730ZBI6 pinout, STM32H730ZBI6 application, or STM32H730ZBI6 equivalent, key selection criteria include LQFP144 package compatibility, 550 MHz M7 core performance with L1 cache, ECC-protected memory architecture, integrated Chrom-ART accelerator for GUI rendering, and triple FDCAN support for automotive-grade communication stacks.
Technical Context
The STM32H730ZBI6 implements a dual-bank Arm Cortex-M7 core with 32 KB instruction and 32 KB data L1 caches enabling zero-wait-state execution from flash or external memory, alongside an MPU for memory protection and DSP extensions for signal processing. Its bus matrix supports concurrent access across 24 DMA channels, including MDMA with linked-list capability and dual-port DMAs with FIFO buffering.
Timing subsystem includes three independent PLLs (main, audio, USB), configurable clock tree supporting multiple domain frequencies, and dedicated low-power timers (LPTIM1–LPTIM5) retaining operation in Stop mode. Analog subsystem integrates two 16-bit ADCs with interleaved sampling (7.2 MSPS), one 12-bit ADC (5 MSPS), two op-amps (8 MHz GBW), and two comparators - all with hardware synchronization to timer triggers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 550 MHz with DP-FPU, L1 cache (32 KB I-cache + 32 KB D-cache), 2778 CoreMark score |
| Memory | 128 KB flash with ECC; 564 KB SRAM (128 KB TCM RAM + 432 KB system RAM + 4 KB backup SRAM), all with ECC |
| Analog | 2×16-bit ADCs (3.6 MSPS each, 7.2 MSPS interleaved); 1×12-bit ADC (5 MSPS); 2×op-amps (8 MHz GBW); 2×comparators |
| Connectivity | 3×FDCAN; Ethernet MAC with DMA; USB 2.0 HS/FS OTG with on-chip PHY; 6×USART/UART/LPUART; 5×I²C Fm+; 2×SAI; SPDIF-IN; HDMI-CEC |
| Security & Acceleration | AES-128/192/256, TDES, HASH (MD5/SHA-1/SHA-2), HMAC, RNG, OTFDEC (2×AES-128 CTR), CORDIC, FMAC |
| Graphics & Timing | Chrom-ART Accelerator (DMA2D); LCD-TFT controller (XGA); 24 timers including 17×16-bit and 4×32-bit with quadrature encoder input |
| Package | LQFP144 (20 × 20 mm), 144-pin, ECOPACK2-compliant, Pb-free, RoHS compliant |
Pinout & Package
STM32H730ZBI6 is housed in a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per alternate function mapping across GPIO banks A–K, supporting multiplexed peripheral signals including FDCAN_RX/TX, ETH_MII, USB_OTG_HS, SAI1/2, and LCD-TFT interface lines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Core (1.62–3.6 V), analog (1.62–3.6 V), and I/O domain supplies; require local decoupling and VCAP capacitor for SMPS stability |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button debouncing circuits |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash; requires external pull-down for normal operation |
| PA13/PA14 | SWD debug interface | SWDIO and SWCLK pins for JTAG/SWD debugging; no external pull-ups required due to internal configuration |
| PD0/PD1 | OSC_IN/OSC_OUT | External 4–50 MHz crystal connection for HSE oscillator; mandatory for Ethernet PHY clocking and precise USB timing |
| PC12 | FDCAN3_RX | Dedicated receive line for third FDCAN controller; supports ISO 11898-1:2015 FD frame reception with bit rate up to 5 Mbps |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + ECC Memory | 32 KB instruction + 32 KB data cache enables zero-wait-state execution; full ECC on flash and all SRAM prevents silent data corruption in safety-critical firmware |
| Chrom-ART Accelerator | Hardware DMA2D engine accelerates 2D graphics operations (copy, blend, format conversion), reducing CPU load by >70% in XGA-resolution GUI rendering |
| Triple FDCAN Interface | Three independent CAN FD controllers (ISO 11898-1:2015) support simultaneous high-speed diagnostics (5 Mbps), body control (2 Mbps), and powertrain messaging (1 Mbps) |
| OTFDEC Encryption Engine | Two AES-128 CTR-mode on-the-fly decryption units enable secure XiP execution from encrypted Octo-SPI flash without software overhead or latency penalty |
| Flexible Clock Architecture | Three independent PLLs (main, audio, USB) allow concurrent domain clocking: 550 MHz CPU, 48 MHz USB/SAI, and 45.1584 MHz Ethernet PHY - all derived from single HSE source |
Applications
| Industrial HMI Gateway | Secure Edge Node |
|---|---|
Use Scenario: Programmable logic controller (PLC) with touchscreen HMI, EtherCAT master, and fieldbus gateway functionality. IC Role / Device Role / Timing Role: Central MCU executing real-time motion control loops (via 32-bit timers), driving 1024×768 TFT display via LTDC, and managing dual Ethernet ports (one for EtherCAT, one for IT network). Use Value: Chrom-ART offloads GUI composition; triple FDCAN interfaces bridge legacy CANopen devices; ECC memory ensures firmware integrity during EMI-heavy factory operation. |
Use Scenario: Smart energy meter with tamper detection, secure OTA updates, and multi-protocol connectivity (M-Bus, LoRaWAN via UART/SPI, PLC via FDCAN). IC Role / Device Role / Timing Role: Root-of-trust MCU performing secure boot, cryptographic signing of metering data, and hardware-accelerated AES encryption before transmission. Use Value: On-chip OTFDEC enables encrypted firmware storage; true RNG and HMAC support meet IEC 62443-3-3 SL2 requirements; backup SRAM retains metering logs during power loss. |
| Motor Control Hub | Automotive Diagnostic Tool |
Use Scenario: Multi-axis servo drive with field-oriented control (FOC), position feedback via EnDat 2.2, and safety monitoring (STO, SS1). IC Role / Device Role / Timing Role: Real-time executor of FOC algorithms using CORDIC/FMAC, ADC-triggered PWM generation with <100 ns jitter, and dual 16-bit ADC sampling synchronized to motor phase. Use Value: 550 MHz M7 core delivers >20 kHz FOC loop bandwidth; interleaved ADC achieves 7.2 MSPS for high-resolution current sensing; op-amps condition shunt amplifier outputs. |
Use Scenario: Handheld OBD-II scanner supporting UDS, DoIP, and CAN FD diagnostics across modern vehicle ECUs. IC Role / Device Role / Timing Role: Protocol stack processor handling ISO 14229 UDS over CAN FD (5 Mbps), TCP/IP over Ethernet for DoIP, and USB CDC for PC host communication. Use Value: Triple FDCAN allows parallel diagnostics on powertrain, chassis, and infotainment buses; USB OTG HS enables fast firmware updates; hardware crypto secures diagnostic session keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743ZIT6 | 2 MB flash, 1 MB RAM, no Ethernet MAC, adds DSI host, higher peripheral count | Better suited for complex GUI with video output; lacks integrated Ethernet PHY interface required for industrial switch applications | Select when display resolution exceeds XGA or when external Ethernet PHY is acceptable; avoid if BOM cost sensitivity favors integrated MAC + PHY support |
| STM32H750ZBT6 | 128 KB flash, 1 MB RAM, no Ethernet MAC, adds DSI host, same CPU frequency | Targeted at cost-optimized HMI with high RAM demand but no wired networking; lacks FDCAN3 and SPDIF-IN | Choose for display-centric designs needing >564 KB RAM but no triple FDCAN or Ethernet; verify absence of FDCAN3 does not impact CAN FD routing requirements |
Compared with STM32H730ZBI6, the H743ZIT6 offers greater memory headroom at higher cost and complexity, while the H750ZBT6 trades Ethernet and third FDCAN for expanded RAM - making the ZBI6 optimal for balanced industrial gateways requiring integrated networking and deterministic real-time I/O.
Availability
STM32H730ZBI6 is available at Aetrix Electronics and suitable for industrial HMI gateways, secure edge nodes, motor control hubs, and automotive diagnostic tools requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H730ZBI6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, security, and graphics capability - with the H730 variant optimized for cost-sensitive industrial gateways requiring Ethernet, triple FDCAN, and hardware crypto without premium memory density.
FAQ
What is the maximum operating frequency and core type of the STM32H730ZBI6?
The STM32H730ZBI6 features an Arm Cortex-M7 core rated for operation up to 550 MHz, supported by 32 KB instruction and 32 KB data L1 caches that enable zero-wait-state execution from embedded flash or external memory. This frequency is achievable across the full industrial temperature range (-40°C to +105°C) when powered within the specified 1.62–3.6 V supply range and with proper thermal management on the LQFP144 package.
Does the STM32H730ZBI6 include hardware cryptographic acceleration?
Yes, the STM32H730ZBI6 integrates dedicated crypto hardware including AES-128/192/256, TDES, HASH (MD5, SHA-1, SHA-2), HMAC, a true random number generator (RNG), and two OTFDEC engines for on-the-fly AES-128 decryption of Octo-SPI memory. These accelerators operate independently of the CPU, enabling secure boot, encrypted firmware updates, and authenticated communication without degrading real-time performance.
What package type and pin count does the STM32H730ZBI6 use?
The STM32H730ZBI6 uses a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) designated as "1A" in ST's packaging nomenclature. It includes an exposed thermal pad for enhanced heat dissipation and complies with ECOPACK2 environmental standards. Pin functions are fully documented in Section 5 of DS13315 Rev 5, covering primary GPIO, peripheral alternate functions, power, and debug signals.
How many FDCAN interfaces does the STM32H730ZBI6 support, and what are their key capabilities?
The STM32H730ZBI6 integrates three fully independent FDCAN controllers compliant with ISO 11898-1:2015, each supporting bit rates up to 5 Mbps, FD frame payloads up to 64 bytes, and protocol-level error handling. They share no common registers or clocks, allowing simultaneous operation on separate buses - for example, FDCAN1 for powertrain diagnostics, FDCAN2 for chassis control, and FDCAN3 for infotainment messaging - with hardware message filtering and TX/RX FIFOs.
STM32H730ZBI6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-UFBGA
- Series:
- STM32H7
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 144
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 17x12b, 34x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H730ZBI6 FAQ
1.How can I place an order for STM32H730ZBI6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H730ZBI6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H730ZBI6 reliable?
The price and inventory of STM32H730ZBI6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H730ZBI6 is usually 5 days.
3.What payment methods are accepted for STM32H730ZBI6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H730ZBI6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H730ZBI6?
STM32H730ZBI6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H730ZBI6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H730ZBI6?
For technical support, including STM32H730ZBI6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H730ZBI6 requirements.
6.How does Aetrix verify that STM32H730ZBI6 is sourced from the original manufacturer or authorized distributors?
All STM32H730ZBI6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H730ZBI6 meets industry standards.
7.What is the process for return or replacement of STM32H730ZBI6?
All STM32H730ZBI6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H730ZBI6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H730ZBI6 part is unused and in its original packaging.
Return procedure for STM32H730ZBI6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H730ZBI6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

