STMicroelectronics STM32H730ZBT6
- Part No.:
- STM32H730ZBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H730ZBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:309
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H730ZBT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller operating at up to 550 MHz, featuring 128 KB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs (3.6 MSPS), triple FDCAN, Ethernet MAC, USB 2.0 HS/FS OTG, and hardware crypto acceleration (AES-128/192/256, SHA-2, HMAC). It targets real-time industrial HMI, motor control gateways, and secure edge-node applications requiring deterministic execution and graphics offload.
For engineers reviewing the STM32H730ZBT6 datasheet, STM32H730ZBT6 pinout, STM32H730ZBT6 application, or STM32H730ZBT6 equivalent, key selection criteria include LQFP144 package compatibility, 550 MHz M7 core performance with L1 cache, integrated DC-DC regulator, dual 16-bit ADC interleaving capability, and on-chip OTFDEC for Octo-SPI encrypted XiP.
Technical Context
The STM32H730ZBT6 integrates a dual-bank Arm Cortex-M7 core with 32 KB instruction and 32 KB data L1 caches, enabling zero-wait-state execution from flash or external memory. Its memory subsystem includes 128 KB ECC-protected flash, 128 KB TCM RAM for time-critical data, and 432 KB system RAM-up to 256 KB remappable as instruction TCM.
Peripherals are architected for concurrent real-time operation: four DMA controllers (including MDMA with linked-list support), Chrom-ART Accelerator for GUI rendering, CORDIC/FMAC coprocessors for math-intensive tasks, and three independent FDCAN interfaces compliant with ISO 11898-1:2015 for automotive-grade communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 550 MHz with DP-FPU, MPU, 2778 CoreMark, and L1 cache (32 KB I-cache + 32 KB D-cache) |
| Memory | 128 KB flash (ECC-enabled); 564 KB SRAM total (128 KB TCM + 432 KB system RAM + 4 KB backup SRAM) |
| Analog | 2×16-bit ADCs (3.6 MSPS, 22 channels, 7.2 MSPS interleaved); 1×12-bit ADC (5 MSPS, 12 channels); 2×OPAMP (GBW = 8 MHz) |
| Connectivity | 3×FDCAN, Ethernet MAC with DMA, USB 2.0 HS/FS OTG (on-chip FS PHY + ULPI support), 6×USART, 5×I²C, 6×SPI, 2×SAI, SPDIF-IN, HDMI-CEC |
| Security & Crypto | AES-128/192/256, TDES, HASH (MD5/SHA-1/SHA-2), HMAC, RNG, OTFDEC (2×AES-128 in CTR mode), ROP/PC-ROP, tamper detection |
| Package & Power | LQFP144 (20 × 20 mm); 1.62–3.6 V supply; embedded DC-DC converter + LDO; -40°C to +105°C industrial temp range |
| Graphics & Timing | Chrom-ART Accelerator (DMA2D); LCD-TFT controller (XGA support); RTC with subsecond accuracy; 24 timers including 5 low-power 16-bit timers |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant and ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Separate domains enable noise isolation; VDDA must be ≥ VDD for ADC stability; VDDIO2 powers high-speed peripherals (USB, Ethernet) |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog ground (VSSA) and I/O ground (VSSIO2) reduce coupling; mandatory star grounding for mixed-signal integrity |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.62–3.6 V logic; supports external reset supervisor integration |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash; requires external pull-down for normal operation |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWDIO/SWCLK); no JTAG pins required-reduces PCB footprint and simplifies debug routing |
| PD0/PD1 | OSC_IN/OSC_OUT | External 4–50 MHz crystal connection for HSE; critical for Ethernet MAC timing, USB clock recovery, and FDCAN bit rate accuracy |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + ECC Memory | 32 KB instruction + 32 KB data cache enables deterministic 0-wait-state execution; ECC on all flash and SRAM prevents silent data corruption in safety-critical firmware |
| Chrom-ART Accelerator | Hardware DMA2D engine accelerates 2D graphics operations (copy, blend, format conversion), reducing CPU load by >70% in GUI-intensive HMI designs |
| Triple FDCAN Interface | Three independent ISO 11898-1:2015-compliant FDCAN controllers support simultaneous CAN FD networks-ideal for gateway architectures with domain separation |
| Embedded DC-DC Converter | Integrated step-down regulator reduces external BOM count and improves efficiency (≥85% at 200 mA); eliminates need for external PMIC in space-constrained industrial nodes |
| OTFDEC Engine | Two AES-128 on-the-fly decryption units allow secure XiP from encrypted Octo-SPI flash-enables trusted boot and IP protection without performance penalty |
| Flexible Clock System | Multiple PLLs (main, audio, USB, ADC), 48 MHz HSI48 for USB calibration, and 4 MHz CSI for low-power wake-up provide precise clock sourcing for mixed-domain peripherals |
Applications
| Industrial HMI Gateway | Secure Edge Node Controller |
|---|---|
Use Scenario: Programmable logic controller (PLC) with touchscreen interface, fieldbus bridging (CAN/Ethernet), and local data logging. IC Role / Device Role / Timing Role: Main application processor executing RTOS, managing dual-display TFT output via LTDC, handling FDCAN-to-Ethernet protocol translation, and performing real-time motion control loops. Use Value: 550 MHz M7 core + TCM RAM ensures <10 µs jitter in servo loop execution; Chrom-ART enables smooth 60 Hz UI refresh without CPU saturation. |
Use Scenario: Smart sensor aggregator in predictive maintenance system, collecting vibration, temperature, and current data across multiple buses. IC Role / Device Role / Timing Role: Secure data concentrator with encrypted storage (AES-256 + OTFDEC), authenticated OTA updates, and time-synchronized multi-channel ADC sampling (7.2 MSPS interleaved). Use Value: Dual 16-bit ADCs capture phase-aligned waveforms across 22 channels; hardware crypto accelerators enable full-frame encryption at 100 kSPS without degrading throughput. |
| Automotive Body Control Module | High-Performance Motor Drive |
Use Scenario: Central body controller managing lighting, door modules, and HVAC via CAN FD, with secure firmware update capability. IC Role / Device Role / Timing Role: Safety-aware MCU running ASIL-B software partitioning, validating signed firmware images using HASH+RNG, and driving LIN/UART-based subnodes. Use Value: PC-ROP and tamper detection prevent unauthorized code injection; triple FDCAN allows redundant bus monitoring and fail-safe arbitration. |
Use Scenario: Servo drive for robotics with field-oriented control (FOC), real-time current sensing, and EtherCAT slave interface. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC at 20 kHz using CORDIC/FMAC for trigonometric calculations, synchronized ADC sampling, and PWM generation with <100 ns jitter. Use Value: 24 timers-including advanced TIM1/TIM8 with dead-time insertion-and 5 low-power timers in Stop mode enable precise multi-axis coordination and energy-efficient idle states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743ZIT6 | 2 MB flash, 1 MB RAM, no DC-DC, adds DSI host, higher peripheral count but larger LQFP144 footprint (20 × 20 mm same, but thermal pad layout differs) | Suitable for display-rich applications requiring >1 MB RAM; lacks integrated DC-DC, increasing external power design complexity | Select when extended flash/RAM and DSI are required; avoid if board space or power efficiency are constrained. |
| STM32H750ZBT6 | Identical package and pinout; 64 KB flash (vs. 128 KB), same 564 KB RAM, identical peripherals and crypto engines | Targeted at cost-sensitive designs where 128 KB flash is unnecessary; binary-compatible for firmware reuse with size optimization | Choose for BOM cost reduction where application firmware fits in 64 KB; retains full feature parity except flash capacity. |
Compared with STM32H730ZBT6, the STM32H743ZIT6 offers greater memory and display capability at the expense of power efficiency and bill-of-materials simplicity, while the STM32H750ZBT6 delivers identical performance and integration in a lower-cost variant constrained only by flash size.
Availability
STM32H730ZBT6 is available at Aetrix Electronics and suitable for industrial HMI gateways, secure edge-node controllers, and high-performance motor drives requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H730ZBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors with focus on energy efficiency, reliability, and security.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and hardware-accelerated security-specifically engineered for industrial automation, automotive gateways, and AI-edge inference endpoints.
FAQ
What is the maximum operating frequency and core architecture of the STM32H730ZBT6?
The STM32H730ZBT6 features an Arm Cortex-M7 core with double-precision floating-point unit (DP-FPU), running at up to 550 MHz. It includes 32 KB instruction and 32 KB data L1 caches, enabling zero-wait-state execution from flash or external memory. The core achieves 2778 CoreMark and supports DSP instructions, making it suitable for computationally intensive real-time tasks such as motor control and signal processing.
Does the STM32H730ZBT6 support hardware cryptographic acceleration, and which algorithms are implemented?
Yes, the STM32H730ZBT6 integrates dedicated hardware accelerators for AES-128/192/256, TDES, HASH (MD5, SHA-1, SHA-2), and HMAC. It also includes a true random number generator (RNG) and two OTFDEC engines for on-the-fly AES-128 decryption of Octo-SPI memory. These features enable secure boot, encrypted firmware updates, and real-time data protection without CPU overhead.
What package type and pin count does the STM32H730ZBT6 use, and what are its thermal characteristics?
The STM32H730ZBT6 uses a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) with an exposed thermal pad. It operates across an industrial temperature range of -40°C to +105°C and incorporates an embedded DC-DC converter to improve thermal efficiency. The package is ECOPACK2-compliant and designed for reflow soldering per JEDEC J-STD-020 standards.
How many ADCs does the STM32H730ZBT6 include, and what are their resolution and sampling capabilities?
The STM32H730ZBT6 includes two independent 16-bit analog-to-digital converters, each capable of up to 3.6 MSPS in 16-bit mode across up to 22 channels. In interleaved mode, they achieve 7.2 MSPS aggregate sampling. It also integrates a third 12-bit ADC (5 MSPS, 12 channels), two comparators, and two operational amplifiers (GBW = 8 MHz), supporting high-fidelity sensor acquisition and closed-loop control.
STM32H730ZBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12/b, 22x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H730ZBT6 FAQ
1.How can I place an order for STM32H730ZBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H730ZBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H730ZBT6 reliable?
The price and inventory of STM32H730ZBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H730ZBT6 is usually 5 days.
3.What payment methods are accepted for STM32H730ZBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H730ZBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H730ZBT6?
STM32H730ZBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H730ZBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H730ZBT6?
For technical support, including STM32H730ZBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H730ZBT6 requirements.
6.How does Aetrix verify that STM32H730ZBT6 is sourced from the original manufacturer or authorized distributors?
All STM32H730ZBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H730ZBT6 meets industry standards.
7.What is the process for return or replacement of STM32H730ZBT6?
All STM32H730ZBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H730ZBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H730ZBT6 part is unused and in its original packaging.
Return procedure for STM32H730ZBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H730ZBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

