STMicroelectronics STM32H733VGT6
- Part No.:
- STM32H733VGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H733VGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:823
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H733VGT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller operating at up to 550 MHz, featuring 1 MB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs (up to 3.6 MSPS), triple FD-CAN interfaces, and hardware crypto acceleration (AES-128/192/256, SHA-2, HMAC). It targets real-time industrial HMI, motor control gateways, and secure edge nodes requiring deterministic execution and graphics offload.
For engineers reviewing the STM32H733VGT6 datasheet, STM32H733VGT6 pinout, STM32H733VGT6 application, or STM32H733VGT6 equivalent, key selection factors include L1 cache configuration (32 KB I-cache + 32 KB D-cache), TCM RAM allocation (128 KB data + configurable instruction TCM), Octo-SPI XiP support with on-the-fly AES decryption, and dual-port DMA architecture enabling concurrent peripheral-to-memory transfers without CPU intervention.
Technical Context
The device integrates a dual-bank Arm Cortex-M7 core with tightly coupled memory (TCM) and L1 cache, enabling zero-wait-state execution from flash or external memory. Its memory subsystem includes 128 KB data TCM RAM for time-critical variables and up to 256 KB system RAM remappable as instruction TCM RAM - critical for deterministic interrupt latency in motor control loops.
Peripherals are architected for parallelism: four independent DMA controllers (including MDMA with linked-list support), dual-port DMAs with FIFO, and hardware accelerators (CORDIC for trigonometric functions, FMAC for filter math, Chrom-ART for 2D graphics). The triple FD-CAN interface supports ISO 11898-1:2015 compliant CAN FD frames with bit rates up to 5 Mbit/s and payload sizes up to 64 bytes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with DP-FPU, 550 MHz max frequency, 1177 DMIPS performance |
| Flash Memory | 1 MB embedded flash with ECC; enables reliable firmware storage in harsh environments |
| SRAM | 564 KB total ECC-protected SRAM: 128 KB data TCM + 432 KB system RAM + 4 KB backup SRAM |
| Analog Peripherals | 2×16-bit ADCs (3.6 MSPS), 1×12-bit ADC (5 MSPS), 2×OPAMP (8 MHz GBW), 2×DAC (12-bit) |
| Crypto Acceleration | AES-128/192/256, TDES, SHA-1/SHA-2, HMAC, RNG, OTFDEC for Octo-SPI memory encryption |
| Communication | 3×FD-CAN, Ethernet MAC, USB 2.0 HS/FS OTG, 5×USART, 5×I²C, 6×SPI, 2×SAI, HDMI-CEC, SPDIF-IN |
| Graphics & Timing | Chrom-ART Accelerator (DMA2D), LCD-TFT controller (XGA), RTC with subsecond accuracy, 24 timers including 5 low-power 16-bit timers |
Pinout & Package
STM32H733VGT6 is housed in a 100-pin LQFP package (14 × 14 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. Pin layout supports full peripheral multiplexing while maintaining signal integrity for high-speed interfaces including USB HS, Ethernet, and Octo-SPI.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (1.62–3.6 V), analog (1.62–3.6 V), and I/O (1.62–3.6 V); enable precise noise isolation |
| VCAP1, VCAP2 | Internal LDO decoupling | External 2.2 µF ceramic capacitors stabilize internal 1.2 V regulator for Cortex-M7 core voltage |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external pull-up and debouncing for robust system initialization |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins - minimal 2-pin debug capability without JTAG overhead |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–50 MHz crystal oscillator input/output for high-precision system clock generation |
| PC12 | ETH_MDC | Ethernet management data clock - required for MDIO communication with PHY devices |
| PA12/PA11 | USB_DP/USB_DM | Full-speed USB 2.0 differential pair with integrated transceiver; no external PHY needed for FS mode |
| PF12–PF15 | FDCAN1_TX/FDCAN1_RX/FDCAN2_TX/FDCAN2_RX | Dedicated FD-CAN transceiver pins for two independent CAN FD buses with bit-rate independence |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + TCM Architecture | 32 KB instruction cache + 32 KB data cache + 128 KB data TCM enables deterministic real-time response with zero-wait-state flash execution |
| Octo-SPI with XiP & OTFDEC | Execute-in-place from external Octo-SPI flash with on-the-fly AES-128 CTR decryption - eliminates boot-time firmware loading overhead |
| Dual-Port DMA System | Two dual-port DMAs with FIFO allow simultaneous peripheral-to-memory and memory-to-peripheral transfers without CPU arbitration stalls |
| Hardware Math Accelerators | CORDIC (sin/cos/tan/atan) and FMAC (FIR/IIR filtering) offload >90% of compute-intensive math from Cortex-M7 core |
| Secure Boot & Firmware Upgrade | Bootloader with Secure Firmware Install (SFI) and Secure Boot Manager (SB-SFU) supporting signed image validation and anti-rollback protection |
Applications
| Industrial Motor Control Gateway | Medical Imaging Front-End |
|---|---|
Use Scenario: Real-time coordination of multiple servo drives via EtherCAT or CANopen, with local HMI rendering and safety monitoring. IC Role / Device Role / Timing Role: Primary MCU executing motion control algorithms, managing FD-CAN fieldbus traffic, and driving TFT-LCD via LTDC controller with Chrom-ART acceleration. Use Value: 550 MHz Cortex-M7 + dual 16-bit ADCs (3.6 MSPS) enable closed-loop current/voltage sampling at 20 kHz per axis; TCM RAM guarantees sub-1 µs ISR latency. | Use Scenario: Portable ultrasound or X-ray detector front-end acquiring analog sensor data and performing real-time beamforming preprocessing. IC Role / Device Role / Timing Role: Signal acquisition hub interfacing with 16-channel ADCs, running CORDIC-based phase rotation and FMAC-accelerated FIR filtering before sending processed data over USB or Ethernet. Use Value: On-chip FMAC processes 128-tap FIR filters in <100 ns per sample; dual 16-bit ADCs digitize analog front-end outputs at 3.6 MSPS with <1 LSB INL error. |
| Secure Edge IoT Gateway | Automotive Diagnostic Tool |
Use Scenario: Cellular-connected gateway aggregating CAN FD vehicle data, encrypting payloads with AES-256, and transmitting to cloud via TLS over Ethernet or USB CDC. IC Role / Device Role / Timing Role: Secure host processor handling FD-CAN frame parsing, cryptographic signing, and OTA firmware update verification using SB-SFU. Use Value: Dedicated CRYP/HASH engine performs AES-256-GCM encryption at 120 MB/s; OTFDEC secures external Octo-SPI firmware storage without software overhead. | Use Scenario: Handheld OBD-II scanner supporting UDS diagnostics over CAN FD, displaying live PID data on color TFT, and logging fault codes to SD card. IC Role / Device Role / Timing Role: Dual-CAN FD interface (FDCAN1 + FDCAN2) simultaneously monitors powertrain and body networks while rendering GUI via Chrom-ART. Use Value: Triple FD-CAN controllers support concurrent ISO 15765-2 transport layer sessions; LCD-TFT controller drives 800×480 RGB display at 60 Hz with zero CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | 2 MB flash, 1 MB RAM, adds DSI host, no Ethernet MAC, same FD-CAN count | Better suited for display-centric applications without wired networking needs | Select when higher code density and display interface priority outweigh Ethernet requirement |
| STM32H753VIT6 | Same memory size as H733 but adds SDRAM controller and enhanced security (PKA, TRNG, firewall) | Required for applications needing external DRAM and certified secure boot (e.g., payment terminals) | Select when SDRAM expansion or PSA Level 3 certification is mandatory |
Compared with STM32H733VGT6, the H743VIT6 trades Ethernet connectivity for larger memory and DSI, while the H753VIT6 adds SDRAM support and PSA-certified security features - both retain identical FD-CAN, ADC, and graphics capabilities but target distinct system-level requirements.
Availability
STM32H733VGT6 is available at Aetrix Electronics and suitable for industrial motor control gateways, medical imaging front-ends, and secure edge IoT gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H733VGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, advanced graphics, cryptography, and multi-protocol connectivity - specifically engineered for industrial automation, medical devices, and secure IoT endpoints.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32H733VGT6 achieves 550 MHz through its Arm Cortex-M7 core with dual-issue superscalar pipeline, L1 cache (32 KB I-cache + 32 KB D-cache), and optimized memory bus architecture. This frequency requires proper PCB layout for VCAP decoupling, stable 1.2 V core supply, and use of HSE or PLL clock sources meeting jitter specifications per DS13314 Section 6.3.11.
Does this MCU support external SDRAM, and what controller is used?
No, the STM32H733VGT6 does not integrate an SDRAM controller. It features a Flexible Memory Controller (FMC) supporting NOR/NAND, PSRAM, and SRAM, but lacks SDRAM timing logic. For SDRAM support, select STM32H743 or STM32H753 variants which include dedicated SDRAM controller peripherals per RM0433 reference manual.
How many FD-CAN interfaces does the STM32H733VGT6 have, and are they fully independent?
The STM32H733VGT6 integrates three fully independent FD-CAN controllers (FDCAN1, FDCAN2, FDCAN3), each with dedicated TX/RX pins, message RAM, and protocol engines. They operate concurrently at different bit rates (up to 5 Mbit/s) and support ISO 11898-1:2015 CAN FD frames with flexible data length up to 64 bytes.
Is the Chrom-ART Accelerator capable of alpha blending and rotation operations?
Yes, the Chrom-ART Accelerator (DMA2D) supports hardware-accelerated alpha blending, color format conversion (RGB565 ↔ ARGB8888), and bitmap rotation (90°/180°/270°) without CPU involvement. These operations execute in parallel with CPU tasks, reducing frame buffer update time by up to 70% compared to software-only rendering per AN5026 application note.
STM32H733VGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12/b, 18x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H733VGT6 FAQ
1.How can I place an order for STM32H733VGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H733VGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H733VGT6 reliable?
The price and inventory of STM32H733VGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H733VGT6 is usually 5 days.
3.What payment methods are accepted for STM32H733VGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H733VGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H733VGT6?
STM32H733VGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H733VGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H733VGT6?
For technical support, including STM32H733VGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H733VGT6 requirements.
6.How does Aetrix verify that STM32H733VGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H733VGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H733VGT6 meets industry standards.
7.What is the process for return or replacement of STM32H733VGT6?
All STM32H733VGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H733VGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H733VGT6 part is unused and in its original packaging.
Return procedure for STM32H733VGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H733VGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

