STMicroelectronics STM32H735IGT3
- Part No.:
- STM32H735IGT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32H735IGT3.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H735IGT3 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller operating at up to 550 MHz, featuring 1 MB embedded flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs delivering up to 3.6 MSPS, triple FD-CAN interfaces, and hardware-accelerated graphics via Chrom-ART Accelerator - deployed in industrial HMI controllers requiring real-time response, deterministic Ethernet communication, and secure firmware updates.
For engineers reviewing the STM32H735IGT3 datasheet, STM32H735IGT3 pinout, STM32H735IGT3 application, or STM32H735IGT3 equivalent, key selection criteria include its dual-core-capable memory architecture (128 KB TCM RAM + 432 KB system RAM), on-the-fly Octo-SPI decryption (OTFDEC), integrated DCDC regulator, and support for USB HS/FS OTG, Ethernet MAC, and HDMI-CEC - all within a VFQFPN68 (8×8 mm) package.
Technical Context
The STM32H735IGT3 implements a dual-bank Arm Cortex-M7 core with DP-FPU, L1 instruction/data caches (32 KB each), and MPU - enabling zero-wait-state execution from flash and external memories. Its memory subsystem includes ECC-protected 1 MB flash, 564 KB SRAM (128 KB data TCM + 432 KB system RAM + 4 KB backup SRAM), and flexible external memory controller supporting SDRAM, NOR/NAND, and PSRAM.
Peripherals are architected for deterministic real-time operation: 24 timers (including 5 low-power 16-bit timers active in Stop mode), 3x FD-CAN controllers compliant with ISO 11898-1:2015, dual 16-bit ADCs with interleaved mode (7.2 MSPS), and cryptographic accelerators (AES-128/192/256, HASH, HMAC, CORDIC, FMAC) tightly coupled to DMA channels including MDMA with linked-list support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with DP-FPU, 550 MHz max frequency, 1177 DMIPS, L1 cache (32 KB I-cache + 32 KB D-cache) |
| Memory | 1 MB flash (ECC-enabled); 564 KB SRAM (128 KB data TCM + 432 KB system RAM + 4 KB backup SRAM, all ECC-protected) |
| Analog | 2×16-bit ADCs (3.6 MSPS standalone, 7.2 MSPS interleaved); 1×12-bit ADC (5 MSPS); 2×OPAMP (GBW = 8 MHz); 2×DAC (12-bit) |
| Connectivity | 3×FD-CAN; Ethernet MAC with DMA; USB 2.0 HS/FS OTG (on-chip FS PHY + ULPI support); 5×USART/UART; 5×I²C FM+; 6×SPI/I²S; 2×SAI; SPDIF-IN; HDMI-CEC |
| Security & Acceleration | AES-128/192/256, TDES, HASH (MD5/SHA-1/SHA-2), HMAC, CORDIC, FMAC, OTFDEC (2×AES-128 in CTR mode), TRNG, ROP/PC-ROP |
| Package | VFQFPN68 (8 × 8 mm, 0.4 mm pitch), ECOPACK2-compliant, with exposed thermal pad |
| Supply & Power | 1.62–3.6 V VDD; integrated DCDC converter (VFQFPN68 variant); POR/PDR/PVD/BOR; Sleep/Stop/Standby low-power modes |
Pinout & Package
VFQFPN68 (8 × 8 mm, 0.4 mm pitch) package with exposed thermal pad (EPAD) for enhanced thermal dissipation in high-clock, multi-peripheral operation. Pin count: 68 terminals. RoHS-compliant, ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Dedicated domains: VDD (digital core), VDDA (analog), VDDIO2 (I/O bank 2); enable independent noise isolation and voltage scaling |
| VSS, VSSA, VSSIO2 | Ground references | Separate ground planes per domain reduce coupling noise between analog, digital, and I/O sections |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out recovery sequencing |
| BOOT0 | Boot mode selection | Configures boot source (system memory, embedded flash, or FMC) at power-on; sampled during reset release |
| PA13/PA14 | SWD debug interface | Standard 2-pin Serial Wire Debug (SWDIO/SWCLK); enables full debug, trace, and programming without JTAG pins |
| PD0/PD1 | Oscillator inputs (HSE) | Support 4–50 MHz external crystal/resonator; critical for Ethernet MAC timing, USB HS clock recovery, and precise CAN bit timing |
Key Features
| Feature | Design Value |
|---|---|
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics rendering offloads CPU by >70% in GUI composition tasks (e.g., alpha blending, image copy, format conversion) |
| Octo-SPI with XiP & OTFDEC | Execute-in-place (XiP) from external flash with real-time AES-128 decryption (CTR mode), eliminating boot-time firmware load latency and enabling secure code updates |
| Dual 16-bit ADC interleaving | 7.2 MSPS aggregate sampling rate across two ADCs with synchronized triggers - essential for motor control current sensing and multi-channel power monitoring |
| Integrated DCDC converter | On-chip buck regulator replaces external PMIC; achieves >85% efficiency at 200 mA load, reducing BOM cost and PCB area in space-constrained designs |
| FD-CAN with time-triggered (TT) support | Three fully independent FD-CAN controllers (FDCAN1/2/3) with ISO 11898-1:2015 compliance and optional TT-CAN scheduling - suitable for automotive gateway and industrial safety networks |
Applications
| Industrial HMI Controller | Automotive Gateway Module |
|---|---|
Use Scenario: Touch-based factory floor display with real-time process visualization, local data logging, and remote diagnostics over Ethernet. IC Role / Device Role / Timing Role: Primary application processor managing LCD-TFT controller (XGA), Chrom-ART acceleration, dual 16-bit ADCs for sensor monitoring, and Ethernet MAC for OPC UA communication. Use Value: 550 MHz M7 core + 128 KB TCM RAM ensures deterministic <100 µs GUI frame rendering and sub-millisecond Ethernet packet handling under full peripheral load. |
Use Scenario: In-vehicle network bridge aggregating CAN FD, LIN, and Ethernet AVB traffic between ADAS, infotainment, and body control domains. IC Role / Device Role / Timing Role: Central routing node using 3×FD-CAN controllers, LPUART for LIN, Ethernet MAC for AVB, and USB OTG for diagnostic tool connectivity. Use Value: Hardware CRC, timestamping, and FD-CAN message filtering reduce CPU overhead by >40%, enabling concurrent protocol translation at 5 Mbps CAN FD line rate. |
| Secure IoT Edge Node | High-Performance Motor Drive |
Use Scenario: Field-deployable energy meter with encrypted firmware updates, tamper detection, and TLS-secured cloud telemetry via Ethernet/USB. IC Role / Device Role / Timing Role: Trusted execution environment leveraging ROP/PC-ROP, AES/HASH crypto accelerators, secure bootloader (SB-SFU), and TRNG for key generation. Use Value: On-the-fly Octo-SPI decryption (OTFDEC) enables authenticated, encrypted code execution directly from external flash - no unencrypted firmware ever loaded into RAM. |
Use Scenario: Servo drive with field-oriented control (FOC), real-time current/voltage sensing, and position feedback via encoder or resolver interface. IC Role / Device Role / Timing Role: Real-time control unit using dual 16-bit ADCs (interleaved 7.2 MSPS), 2×OPAMPs for signal conditioning, advanced timers with quadrature encoder input, and PWM generation. Use Value: Sub-microsecond timer resolution and dedicated ADC trigger synchronization ensure <±0.1° electrical angle accuracy in FOC loops running at 20 kHz switching frequency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same Cortex-M7 core, 2 MB flash, 1 MB RAM, but lacks integrated DCDC; uses LQFP100 (14×14 mm) package | Better suited for designs requiring larger code footprint and external PMIC flexibility; higher pin count enables more parallel interfaces | Select when >1 MB flash or additional GPIOs are required, and board layout accommodates larger LQFP package |
| STM32H753IIK6 | Identical VFQFPN68 package and DCDC, but adds 2 MB flash, 1 MB RAM, and cryptographic PKA accelerator (RSA/ECC) | Targeted at secure boot-critical applications (e.g., payment terminals, medical devices) needing asymmetric crypto acceleration | Choose when public-key operations (ECDSA, RSA signing) must execute in hardware with <10 ms latency and FIPS 140-2 alignment |
Compared with STM32H735IGT3, the STM32H743VIT6 offers greater memory headroom at the cost of DCDC integration and larger footprint, while the STM32H753IIK6 extends security capability with PKA - making the H735IGT3 optimal for cost-sensitive, space-constrained industrial HMI and gateway designs where DCDC efficiency and compact VFQFPN68 are decisive.
Availability
STM32H735IGT3 is available at Aetrix Electronics and suitable for industrial HMI controllers, automotive gateways, secure IoT edge nodes, and high-performance motor drives requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for STM32H735IGT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and hardware-enforced security - with the H735IGT3 specifically optimized for compact, thermally constrained designs requiring integrated DCDC and FD-CAN/Ethernet convergence.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32H735IGT3 achieves 550 MHz via its Arm Cortex-M7 core with dual 32 KB L1 caches (instruction and data), allowing zero-wait-state execution from embedded flash. This requires proper VDD supply stability, correct HSE/PLL configuration (e.g., PLL1_VCO=1.1 GHz, DIVR=2), and adherence to the 1.62–3.6 V VDD range. Thermal derating begins above 85°C ambient.
Does the VFQFPN68 package include an exposed thermal pad, and is it electrically connected?
Yes, the VFQFPN68 package features an exposed thermal pad (EPAD) centered on the bottom surface, which must be soldered to a PCB thermal plane for reliable thermal management. The EPAD is internally connected to VSS and serves as the primary heat dissipation path - not electrically isolated - and requires appropriate stencil design and reflow profile per ST's AN5053 guidelines.
How does the integrated DCDC regulator differ from the LDO option in other H7 variants?
The STM32H735IGT3's integrated DCDC is a synchronous buck converter supporting 1.8–3.3 V output, delivering up to 200 mA with >85% efficiency at mid-load - unlike LDO-based variants (e.g., H743), it reduces power loss and thermal load significantly. It is enabled by default at power-on and requires only external input/output capacitors and a single inductor (1.5 µH typical).
Can the three FD-CAN controllers operate simultaneously with full ISO 11898-1:2015 compliance?
Yes, all three FD-CAN controllers (FDCAN1, FDCAN2, FDCAN3) are fully independent, each with dedicated message RAM, filters, and timestamping logic. They support simultaneous operation at up to 5 Mbps data phase and 1 Mbps arbitration phase, with full ISO 11898-1:2015 conformance including bit error detection, automatic retransmission, and loop-back self-test mode.
STM32H735IGT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32H735IGT3 FAQ
1.How can I place an order for STM32H735IGT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H735IGT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H735IGT3 reliable?
The price and inventory of STM32H735IGT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H735IGT3 is usually 5 days.
3.What payment methods are accepted for STM32H735IGT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H735IGT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H735IGT3?
STM32H735IGT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H735IGT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H735IGT3?
For technical support, including STM32H735IGT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H735IGT3 requirements.
6.How does Aetrix verify that STM32H735IGT3 is sourced from the original manufacturer or authorized distributors?
All STM32H735IGT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H735IGT3 meets industry standards.
7.What is the process for return or replacement of STM32H735IGT3?
All STM32H735IGT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H735IGT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H735IGT3 part is unused and in its original packaging.
Return procedure for STM32H735IGT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H735IGT3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

