STMicroelectronics STM32H735ZGT6
- Part No.:
- STM32H735ZGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H735ZGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H735ZGT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 MCU operating at 550 MHz, featuring 1 MB flash with ECC, 564 KB SRAM (all with ECC), dual 16-bit ADCs up to 3.6 MSPS, triple FD-CAN, Ethernet MAC, USB HS/FS OTG, and hardware crypto acceleration (AES-128/192/256, SHA-2, HMAC). It targets real-time industrial HMI, motor control gateways, and secure edge nodes requiring deterministic processing and rich peripheral integration.
For engineers reviewing the STM32H735ZGT6 datasheet, STM32H735ZGT6 pinout, STM32H735ZGT6 application, or STM32H735ZGT6 equivalent, key selection considerations include its 550 MHz M7 core with L1 cache, 68-pin VFQFPN package with 128 I/Os, triple FD-CAN support for automotive diagnostics, integrated Chrom-ART accelerator for XGA LCD-TFT rendering, and on-the-fly Octo-SPI decryption for secure firmware execution.
Technical Context
This MCU implements a dual-bank Arm Cortex-M7 core with tightly coupled memory architecture: 32 KB instruction and 32 KB data caches enable zero-wait-state execution from flash or external memory. Its memory subsystem includes 128 KB TCM RAM for time-critical code/data and 432 KB system RAM-up to 256 KB remappable as instruction TCM-supporting deterministic real-time response.
The peripheral set is optimized for heterogeneous system integration: three FD-CAN controllers (ISO 11898-1:2015 compliant) with protocol timing flexibility, dual 16-bit ADCs capable of 7.2 MSPS in interleaved mode across 22 channels, and two independent 12-bit DACs for analog output generation-all with full ECC protection and hardware-accelerated cryptographic services (CRYP/HASH/OTFDEC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 550 MHz with DP-FPU, MPU, 32 KB I-cache + 32 KB D-cache |
| Flash Memory | 1 MB embedded flash with ECC; supports secure boot and dual-bank read-while-write |
| RAM | 564 KB total SRAM with ECC: 128 KB data TCM + 432 KB system RAM (256 KB remappable as ITCM) |
| Analog Peripherals | 2×16-bit ADC (3.6 MSPS, 22 ch), 1×12-bit ADC (5 MSPS, 12 ch), 2×DAC (12-bit), 2×OPAMP (8 MHz GBW), 2×COMP |
| Communication | 3×FD-CAN, Ethernet MAC with DMA, USB 2.0 HS/FS OTG, 5×USART/UART, 5×I²C FM+, 6×SPI/I²S, 2×SAI, SPDIF-IN, HDMI-CEC |
| Security & Crypto | AES-128/192/256, TDES, SHA-1/SHA-2, HMAC, RNG, ROP/PC-ROP, tamper detection, OTFDEC for Octo-SPI |
| Package | VFQFPN68 (8 × 8 mm, 0.4 mm pitch), 68-pin, ECOPACK2-compliant, thermal pad exposed |
Pinout & Package
STM32H735ZGT6 uses a 68-pin Very Thin Quad Flat No-lead (VFQFPN) package with 8 mm × 8 mm body and 0.4 mm pitch. The exposed thermal pad improves thermal dissipation for sustained 550 MHz operation under industrial ambient conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Core (1.62–3.6 V), analog (1.62–3.6 V), and I/O domain supplies; decoupling required per datasheet layout guidelines |
| VSS, VSSA | Ground reference | Digital and analog ground planes must be separated and joined at single point near power entry |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 128 total GPIOs with interrupt capability, configurable pull-up/down, multiple alternate functions including FD-CAN, ETH, USB, SPI |
| PD0–PD15 | Additional GPIO bank | Supports high-speed interface routing (e.g., FSMC, SDMMC, DCMI); some pins support analog switch control |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisor ICs |
| BOOT0 | Boot mode selection | High at power-on selects system memory bootloader; low selects user flash; requires external pull-down for normal operation |
| VCAP1, VCAP2 | Internal regulator bypass | External 2.2 µF ceramic capacitors required for SMPS/LDO stability; critical for core voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache Architecture | 32 KB instruction + 32 KB data cache enables zero-wait-state execution from flash or external memory, reducing latency for real-time ISR handling |
| Chrom-ART Accelerator (DMA2D) | Hardware graphics blitter supporting alpha blending, color format conversion, and layer composition - offloads CPU for XGA-resolution GUI rendering |
| Flexible Memory Controller (FMC) | Supports SRAM, PSRAM, NOR/NAND, SDRAM/LPSDR with configurable timing - enables direct connection to external displays, FPGA co-processors, or legacy peripherals |
| Octo-SPI with XiP & OTFDEC | Enables execute-in-place from external flash with on-the-fly AES-128 CTR decryption - eliminates need for insecure firmware loading into RAM |
| Dual 16-bit ADC Interleaving | 7.2 MSPS aggregate sampling rate across two ADCs with synchronized triggers - suitable for high-fidelity motor phase current sensing or audio acquisition |
Applications
| Industrial Motor Control Gateway | Secure Edge Node for IIoT |
|---|---|
Use Scenario: Central gateway managing multiple servo drives via CAN FD while running real-time motion algorithms and logging telemetry over Ethernet. IC Role / Device Role / Timing Role: Primary controller executing field-oriented control (FOC) loops at ≤10 µs intervals using TCM-resident code and dual ADC sampling synchronized to PWM timers. Use Value: 550 MHz M7 core with L1 cache ensures deterministic loop timing; triple FD-CAN interfaces handle diagnostics, configuration, and safety communication simultaneously. | Use Scenario: Edge device collecting sensor data (vibration, temperature, pressure), performing local anomaly detection, and transmitting encrypted payloads to cloud via TLS-over-Ethernet. IC Role / Device Role / Timing Role: Secure application processor with hardware crypto engines (AES, SHA-2, RNG) enabling fast TLS handshake and payload encryption without software overhead. Use Value: Integrated OTFDEC allows encrypted firmware updates directly from external Octo-SPI flash; ROP/PC-ROP prevents code injection attacks during runtime. |
| Human-Machine Interface Terminal | Automotive Diagnostic Tool |
Use Scenario: Portable HMI terminal with 7-inch TFT display, touch controller, and USB host for peripheral connectivity in factory floor environments. IC Role / Device Role / Timing Role: Graphics subsystem controller driving XGA resolution via LTDC interface while managing touch input, audio feedback, and USB mass storage access. Use Value: Chrom-ART Accelerator reduces CPU load by >60% during GUI composition; 128 I/Os support parallel RGB interface and resistive/capacitive touch routing. | Use Scenario: Handheld diagnostic tool connecting to vehicle ECUs via OBD-II port to perform UDS-based ECU reprogramming and fault code reading. IC Role / Device Role / Timing Role: Protocol translator and security enforcer implementing ISO 14229 (UDS) over FD-CAN physical layer with secure boot verification before firmware update. Use Value: Triple FD-CAN controllers allow simultaneous connection to powertrain, chassis, and infotainment domains; hardware crypto accelerates secure session key derivation and signature verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same core, 2 MB flash, 1 MB RAM, no Ethernet MAC, adds FMC but lacks FD-CAN3 | Better for memory-intensive GUI or DSP tasks; unsuitable where third FD-CAN channel or Ethernet is mandatory | Select when higher flash/RAM capacity is needed and Ethernet/FD-CAN3 are not required |
| STM32H753ZIT6 | Same package, 2 MB flash, 1 MB RAM, adds Ethernet PHY interface (RMII), retains all FD-CAN channels | Enables direct Ethernet PHY connection without external transceiver; higher BOM cost due to larger flash density | Select when integrated RMII PHY simplifies board layout and Ethernet is essential |
Compared with STM32H735ZGT6, the H743VIT6 trades Ethernet and FD-CAN3 for doubled memory, while the H753ZIT6 retains identical peripheral count plus integrated RMII PHY - making it ideal for space-constrained Ethernet edge nodes where external PHY placement is impractical.
Availability
STM32H735ZGT6 is available at Aetrix Electronics and suitable for industrial motor control gateways, secure IIoT edge nodes, human-machine interface terminals, and automotive diagnostic tools requiring stable component supply across multi-year production cycles.
Supply support for STM32H735ZGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time performance, advanced security, and rich connectivity - specifically engineered for industrial automation, motor control, and secure edge computing where deterministic latency and hardware-enforced trust are non-negotiable.
FAQ
What is the maximum operating frequency and core type of the STM32H735ZGT6?
The STM32H735ZGT6 features an Arm Cortex-M7 core rated for up to 550 MHz operation. It includes double-precision floating-point unit (DP-FPU), memory protection unit (MPU), and 32 KB instruction + 32 KB data caches. All performance figures-including 1177 DMIPS and 2.14 DMIPS/MHz-are measured using Dhrystone 2.1 benchmark under specified voltage and temperature conditions per DS13312 Rev 4.
Does the STM32H735ZGT6 support hardware cryptographic acceleration?
Yes, the STM32H735ZGT6 integrates dedicated hardware accelerators for AES-128/192/256, TDES, SHA-1/SHA-2 (MD5, SHA-1, SHA-224, SHA-256), HMAC, and true random number generation (RNG). It also includes two OTFDEC modules for on-the-fly AES-128 decryption of Octo-SPI external memory, enabling secure XIP execution without exposing decrypted firmware in RAM.
How many FD-CAN interfaces does the STM32H735ZGT6 provide, and what standards do they support?
The STM32H735ZGT6 integrates three fully independent FD-CAN controllers (FDCAN1, FDCAN2, FDCAN3), each compliant with ISO 11898-1:2015 for CAN FD operation. They support bit rates up to 5 Mbps in FD mode, programmable data phase timing, flexible message filtering, and built-in protocol exception handling - enabling simultaneous diagnostics, control, and safety communication in automotive and industrial networks.
What package type and pin count does the STM32H735ZGT6 use?
The STM32H735ZGT6 uses a VFQFPN68 package: a 68-pin, 8 mm × 8 mm, very thin quad flat no-lead package with 0.4 mm pitch and exposed thermal pad. This package is ECOPACK2-compliant and optimized for high-density PCB layouts requiring efficient thermal management under sustained 550 MHz operation.
STM32H735ZGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 550MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 97
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 564K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 12x12/b, 22x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H735ZGT6 FAQ
1.How can I place an order for STM32H735ZGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H735ZGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H735ZGT6 reliable?
The price and inventory of STM32H735ZGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H735ZGT6 is usually 5 days.
3.What payment methods are accepted for STM32H735ZGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H735ZGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H735ZGT6?
STM32H735ZGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H735ZGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H735ZGT6?
For technical support, including STM32H735ZGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H735ZGT6 requirements.
6.How does Aetrix verify that STM32H735ZGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H735ZGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H735ZGT6 meets industry standards.
7.What is the process for return or replacement of STM32H735ZGT6?
All STM32H735ZGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H735ZGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H735ZGT6 part is unused and in its original packaging.
Return procedure for STM32H735ZGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H735ZGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

