STMicroelectronics STM32H742VIH6
- Part No.:
- STM32H742VIH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
STM32H742VIH6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H742VIH6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 2 MB flash, 1 MB RAM (including 192 KB TCM), and dual-domain power architecture (D1/D2/D3). It integrates dual CAN FD controllers, Ethernet MAC, LCD-TFT controller, hardware JPEG codec, and 3× 16-bit ADCs (3.6 MSPS), deployed in industrial HMI, motor control gateways, and real-time vision edge nodes.
For engineers reviewing the STM32H742VIH6 datasheet, STM32H742VIH6 pinout, STM32H742VIH6 application, or STM32H742VIH6 equivalent, key selection criteria include dual-domain voltage scaling (6 ranges), 100-pin LQFP package with 86 I/Os, 2.95 µA Standby current (RTC/LSE ON), and FDCAN/ETH/DCMI interface coexistence for deterministic multi-peripheral systems.
Technical Context
The STM32H742VIH6 implements a triple-bus matrix interconnect (1 AXI + 2 AHB) with 5 AHB2-APB bridges and 2 AXI2-AHB bridges, enabling concurrent high-bandwidth peripheral access without CPU arbitration bottlenecks. Its memory subsystem includes separate ITCM (64 KB) and DTCM (128 KB) for time-critical code/data, plus 864 KB user SRAM and dual-mode Quad-SPI supporting 133 MHz XIP operation.
Power management uses three independent domains: D1 (Cortex-M7 core, GPU, LTDC), D2 (peripherals including FDCAN, ETH, SDMMC), and D3 (reset/clock/power control), each with configurable clock gating and voltage scaling. The device supports true low-power modes-Standby with VBAT backup, Stop with RTC wake-up, and Sleep with full register retention-verified at 2.95 µA (Backup SRAM OFF, RTC/LSE ON).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 16 KB I-cache + 16 KB D-cache, 1027 DMIPS |
| Memory | 2 MB flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM |
| Analog Peripherals | 3× 16-bit ADCs (36 ch, 3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× FDCAN, 2× USB OTG (FS/HS), 1× Ethernet MAC + DMA, 4× USART/UART, 4× I2C, 6× SPI, SPDIFRX, SWPMI, MDIO |
| Graphics & Vision | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 8–14-bit DCMI (80 MHz) |
| Package | LQFP100 (14 × 14 mm), 100 pins, ECOPACK2 compliant, 86 general-purpose I/Os with interrupt capability |
| Power | 1.62–3.6 V supply; 6-range voltage scaling in Run/Stop; 2.95 µA Standby (RTC/LSE ON, Backup SRAM OFF) |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with exposed thermal pad; 86 user-configurable GPIOs, 14 power/ground pins (VDD/VSS/VDDA/VSSA/VCAP), and dedicated debug (SWD/JTAG), reset (NRST), and boot configuration pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply/ground | 1.62–3.6 V digital domain supply; multiple pins ensure low-impedance distribution and noise decoupling |
| VDDA, VSSA | Analog power supply/ground | Independent analog domain supply; mandatory separation from digital rails for ADC/DAC accuracy |
| VCAP_1, VCAP_2 | Internal LDO stabilization | External 2.2 µF ceramic capacitors required per pin to stabilize embedded regulator output |
| NRST | Active-low reset input | Asynchronous reset signal; internal pull-up; accepts external push-button or supervisor IC assertion |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; controlled via external resistor or MCU pin during startup |
| PA13/PA14 | SWD debug interface | SWDIO and SWCLK pins; support full-speed debugging without JTAG overhead; no external pull required |
Key Features
| Feature | Design Value |
|---|---|
| Dual-domain power architecture | Independent D1/D2/D3 domains enable selective peripheral shutdown and dynamic voltage/frequency scaling per subsystem |
| Hardware JPEG codec | Real-time encode/decode of JPEG images up to 1080p without CPU load; integrated DMA path to memory or DCMI |
| Chrom-ART Accelerator (DMA2D) | 2D graphics rendering engine offloading CPU for GUI layer composition, alpha blending, and image copy with zero CPU cycles |
| Flexible memory controller (FMC) | Supports NOR/NAND/PSRAM/SDRAM up to 100 MHz sync mode; enables external display frame buffer or code execution |
| Dual CAN FD + Ethernet MAC | Simultaneous high-speed fieldbus (CAN FD @ 5 Mbps) and IP-based networking (10/100 Mbit/s) for converged industrial control networks |
Applications
| Industrial HMI Gateway | Motor Control Edge Node |
|---|---|
Use Scenario: Touch-enabled factory floor panel with real-time PLC communication, local video streaming, and firmware OTA updates. IC Role / Device Role / Timing Role: Main application processor managing TFT display (LTDC), capacitive touch (ADC + COMP), dual CAN FD for machine bus, and Ethernet for SCADA integration. Use Value: Integrated JPEG codec compresses camera feeds for bandwidth-limited Ethernet; DMA2D accelerates GUI redraw at 60 fps with <5% CPU load. | Use Scenario: Compact servo drive with field-oriented control (FOC), position feedback, and predictive maintenance telemetry. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC loops at 20 kHz using HRTIM (2.1 ns resolution) and ADC sampling synchronized to PWM edges. Use Value: Dual TCM RAM isolates control algorithm code (ITCM) and sensor data buffers (DTCM), guaranteeing sub-µs interrupt latency and jitter-free execution. |
| Smart Vision Sensor | Secure IoT Gateway |
Use Scenario: Low-power battery-operated surveillance node capturing motion-triggered HD video and performing on-device analytics. IC Role / Device Role / Timing Role: Vision coprocessor interfacing 8-bit parallel camera (DCMI), running lightweight CNN inference on SRAM-resident weights, and compressing frames via hardware JPEG. Use Value: DCMI supports 80 MHz pixel clock for 720p@30fps capture; Standby mode draws only 2.95 µA while retaining RTC alarm for scheduled wake-up. | Use Scenario: Cellular-connected gateway aggregating Modbus RTU sensors, encrypting data, and forwarding to cloud via TLS over Ethernet/USB. IC Role / Device Role / Timing Role: Secure host controller managing AES-256 encryption (via Crypto accelerator), secure boot (ROP/PC-ROP), tamper detection, and dual-interface comms (FDCAN + ETH). Use Value: Embedded TRNG (3 oscillators) seeds cryptographic keys; active tamper pins disable sensitive registers upon enclosure breach detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIH6 | Adds 1x additional 16-bit ADC, 1x additional DAC, and 1x additional OPAMP; identical pinout and memory map | Required when analog channel count exceeds STM32H742VIH6's 36-channel ADC limit or dual DAC synchronization is needed | Select STM32H743VIH6 only if extra analog resources are used; otherwise, STM32H742VIH6 offers cost and BOM optimization |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 + Cortex-M4 dual-core; 1 MB SRAM, no integrated flash; requires external QSPI flash; different peripheral set (no DCMI, no LTDC) | Suitable for asymmetric multiprocessing designs where M7 handles AI inference and M4 manages real-time I/O, but lacks native display/vision interfaces | Choose i.MX RT1176DVMAA only for dual-core deterministic partitioning needs; STM32H742VIH6 provides superior single-core determinism and integrated display/vision peripherals |
Compared with STM32H743VIH6, the STM32H742VIH6 reduces analog peripheral count without sacrificing core performance, flash, or connectivity-making it optimal for display-centric or communication-dense applications where ADC/DAC headroom is not critical. Against i.MX RT1176DVMAA, it delivers lower system complexity via integrated flash and native vision/display interfaces, at the expense of dual-core flexibility.
Availability
STM32H742VIH6 is available at Aetrix Electronics and suitable for industrial HMI, motor control gateways, smart vision sensors, and secure IoT gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32H742VIH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components.
The STM32H7 series targets high-end real-time embedded applications demanding both computational throughput and deterministic peripheral response-specifically industrial automation, advanced human-machine interfaces, and edge AI vision systems.
FAQ
What is the maximum operating frequency and core type of the STM32H742VIH6?
The STM32H742VIH6 features an Arm Cortex-M7 core rated for up to 480 MHz operation, validated with double-precision floating-point unit, 16 KB instruction cache, and 16 KB data cache. Its 1027 DMIPS performance (2.14 DMIPS/MHz) is measured under Dhrystone 2.1 benchmark conditions with cache enabled and optimized compiler settings.
Does the STM32H742VIH6 support external SDRAM, and what are the timing constraints?
Yes, the STM32H742VIH6 supports external SDRAM via its Flexible Memory Controller (FMC) with synchronous mode up to 100 MHz. It supports standard x16 SDRAM parts (e.g., IS42S16160J) with programmable CAS latency, burst length, and refresh timing; setup/hold requirements are defined in Section 6.3.17 of DS12110 Rev 11.
How many I/O pins are available in the LQFP100 package, and what is their voltage tolerance?
The STM32H742VIH6 in LQFP100 provides 86 general-purpose I/O pins, all 5 V-tolerant when configured as inputs (except analog pins and JTAG/SWD). Each GPIO supports interrupt generation, configurable pull-up/pull-down, and alternate functions mapped across 18 AF selection registers per port.
What low-power modes are supported, and what is the lowest achievable current draw?
The STM32H742VIH6 supports Sleep, Stop, Standby, and VBAT modes. In Standby mode with Backup SRAM disabled and RTC + LSE active, it achieves 2.95 µA typical current consumption (measured per Section 6.3.7 of DS12110 Rev 11), making it suitable for battery-backed applications requiring long-term calendar functionality.
STM32H742VIH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 692K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H742VIH6 FAQ
1.How can I place an order for STM32H742VIH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H742VIH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H742VIH6 reliable?
The price and inventory of STM32H742VIH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H742VIH6 is usually 5 days.
3.What payment methods are accepted for STM32H742VIH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H742VIH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H742VIH6?
STM32H742VIH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H742VIH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H742VIH6?
For technical support, including STM32H742VIH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H742VIH6 requirements.
6.How does Aetrix verify that STM32H742VIH6 is sourced from the original manufacturer or authorized distributors?
All STM32H742VIH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H742VIH6 meets industry standards.
7.What is the process for return or replacement of STM32H742VIH6?
All STM32H742VIH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H742VIH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H742VIH6 part is unused and in its original packaging.
Return procedure for STM32H742VIH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H742VIH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

