STMicroelectronics STM32H743AII6TR
- Part No.:
- STM32H743AII6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32H743AII6TR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H743AII6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 2 MB flash, 1 MB RAM (including 192 KB TCM), and dual-domain power management (D1/D2/D3). It integrates triple PLLs, hardware JPEG codec, LCD-TFT controller, and supports CAN FD, Ethernet MAC, and USB OTG HS/FS - deployed in industrial HMI and real-time motor control systems.
For engineers reviewing the STM32H743AII6TR datasheet, STM32H743AII6TR pinout, STM32H743AII6TR application, or STM32H743AII6TR equivalent, key selection criteria include TFBGA100 package compatibility, 480 MHz M7 core timing margin, dual-bank flash read-while-write capability, and D3 domain RTC+backup SRAM retention under VBAT.
Technical Context
The device implements a three-domain power architecture (D1 high-performance, D2 communication/timers, D3 reset/clock/power), enabling selective clock gating and independent voltage scaling across six configurable ranges. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB bridges, supporting concurrent high-bandwidth peripheral access.
It features three PLLs - one system clock PLL with fractional mode, plus two kernel-clock PLLs - feeding a hierarchical clock tree that drives 22 timers (including 2.1 ns-resolution HRTIM), dual 16-bit DACs (1 MHz), and three 16-bit ADCs (3.6 MSPS, 36-channel mux). The MDMA controller enables linked-list DMA transfers for offloading CPU-intensive data movement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 16 KB I-cache + 16 KB D-cache, 1027 DMIPS |
| Memory | 2 MB flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM |
| Package | TFBGA100 (8 × 8 mm), 0.8 mm pitch, ECOPACK2-compliant |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× CAN FD controllers, 2× USB OTG (HS/FS + FS), Ethernet MAC with DMA, 4× I2C, 6× SPI, 5× USART/UART/LPUART |
| Graphics & Media | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec |
| Power Management | 3-domain supply (D1/D2/D3), 6-range voltage scaling, 2.95 µA Standby (RTC+LSE on, Backup SRAM off) |
Pinout & Package
STM32H743AII6TR uses a 100-pin TFBGA package (8 × 8 mm, 0.8 mm pitch) with 88 user I/Os, 4 dedicated VCAP pins, 3 VDD/VSS power pairs per domain, and dedicated JTAG/SWD debug pins (PA13/PA14, PB3/PB4).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power supply / ground | Isolated 3.3 V analog domain powering ADCs, DACs, op-amps, and reference buffers |
| VCAP_1 / VCAP_2 / VCAP_3 / VCAP_4 | Core voltage decoupling | Four external 2.2 µF ceramic capacitors required for internal LDO stability and noise suppression |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts 1.62–3.6 V logic; triggers full system reset including debug interface |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash; sampled only during reset assertion |
| PA13 / PA14 / PB3 / PB4 | SWD/JTAG debug interface | Standard 4-pin SWD (SWDIO, SWCLK, NRST, SWO) or 5-pin JTAG; no external pull required |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash execution | Enables seamless firmware updates with zero downtime via bank swapping and interrupt vector remapping |
| Hardware JPEG codec | Accelerates encode/decode of YUV422/JPEG streams up to 1080p30 without CPU load or external memory bandwidth penalty |
| Chrom-ART DMA2D accelerator | Performs 2D graphics operations (copy, blend, line draw, area fill) independently of CPU, reducing frame buffer latency by >70% |
| Triple PLL clock system | Allows simultaneous generation of precise clocks for CPU (480 MHz), peripherals (e.g., 125 MHz SDMMC), and audio (e.g., 44.1 kHz I2S) with fractional synthesis |
| D3 domain RTC + backup registers | Maintains calendar time, alarms, and 4 KB backup SRAM content during VBAT operation (typ. 1.8–3.6 V), enabling battery-backed logging |
Applications
| Industrial HMI Panel | Real-Time Motor Drive Controller |
|---|---|
Use Scenario: 7-inch capacitive touchscreen panel with local graphics rendering and Modbus TCP gateway functionality. IC Role / Device Role / Timing Role: Primary application processor managing LTDC display output, JPEG-decoded UI assets, and dual-CAN FD fieldbus bridging. Use Value: Hardware JPEG decode reduces CPU utilization from >85% to <12%, enabling concurrent EtherCAT motion control stack execution. | Use Scenario: 3-phase PMSM servo drive with position feedback, current sensing, and safety torque off (STO) monitoring. IC Role / Device Role / Timing Role: Real-time control unit executing FOC algorithm at 20 kHz using HRTIM for gate driver timing and dual 16-bit ADCs for synchronous current sampling. Use Value: 2.1 ns HRTIM resolution enables <±10 ns dead-time control accuracy, critical for minimizing shoot-through in 650 V SiC inverter stages. |
| Medical Imaging Edge Node | Secure IoT Gateway |
Use Scenario: Portable ultrasound front-end with raw RF data capture, beamforming preprocessing, and DICOM export over WiFi/Ethernet. IC Role / Device Role / Timing Role: High-throughput data coprocessor interfacing 8-bit parallel DCMI camera sensor, running DFSDM-based sigma-delta filtering, and compressing frames via hardware JPEG. Use Value: Dual MDMA channels sustain 120 MB/s pixel stream transfer from DCMI to SRAM while JPEG engine encodes concurrently - eliminating external FPGA. | Use Scenario: Cellular-connected smart meter aggregating AMI data from multiple RS485 submeters and performing AES-256 encryption before LTE transmission. IC Role / Device Role / Timing Role: Secure host MCU managing crypto acceleration (AES, SHA, PKA), secure boot, ROP/PC-ROP protection, and dual-SIM failover via USB OTG HS host. Use Value: Embedded TRNG + 96-bit unique ID enables FIPS 140-2 Level 2 compliant key generation; active tamper detection disables backup SRAM on case breach. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | LQFP100 package (14 × 14 mm), same core/peripherals but different thermal profile and PCB routing constraints | Suitable for through-hole prototyping or legacy board layouts requiring leaded packages | Select when mechanical compatibility with existing LQFP footprints is required; TFBGA offers higher I/O density and lower inductance. |
| STM32H753BIT6 | Same TFBGA100 package, adds cryptographic accelerator (AES-GCM, SHA-256, PKA) and larger 2 MB SRAM (vs. 1 MB) | Required for TLS 1.3 handshakes, secure boot verification, or real-time encrypted video streaming | Choose when hardware crypto offload and deterministic memory latency outweigh cost premium over H743. |
Compared with STM32H743VIT6, the AII6TR's TFBGA100 enables finer-pitch routing and better high-speed signal integrity; versus STM32H753BIT6, it trades crypto acceleration for lower BOM cost and identical real-time control latency in motor and HMI use cases.
Availability
STM32H743AII6TR is available at Aetrix Electronics and suitable for industrial HMI, real-time motor control, medical edge imaging, and secure IoT gateway applications requiring stable component supply, long-term lifecycle support, and ECOPACK2 compliance.
Supply support for STM32H743AII6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade components since 1987.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich peripheral integration, and heterogeneous processing - specifically engineered for industrial automation, digital power conversion, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency of the STM32H743AII6TR's Cortex-M7 core?
The STM32H743AII6TR's Arm Cortex-M7 core operates at up to 480 MHz, validated across the full temperature range (–40°C to +85°C) and supply voltage (1.62–3.6 V). This frequency is achieved using the internal HSI oscillator or external HSE, with PLL configuration supporting fractional multiplication to avoid integer-only clock dividers.
Does the STM32H743AII6TR support hardware-accelerated cryptography?
No, the STM32H743AII6TR does not include a dedicated cryptographic accelerator. It lacks AES, SHA, or PKA engines found in the STM32H753/H750 variants. Security relies on software libraries or external secure elements; ROP and PC-ROP provide basic code protection but no hardware cipher acceleration.
How many I/O pins are available in the TFBGA100 package of this MCU?
The STM32H743AII6TR in TFBGA100 provides 88 general-purpose I/O pins, each supporting interrupt capability, multiple alternate functions, and configurable pull-up/pull-down resistors. Four pins are reserved for VCAP decoupling, and four for debug (SWD/JTAG), leaving 88 user-accessible GPIOs mapped across GPIO ports A–K.
What is the minimum supply current in Standby mode with RTC and LSE enabled?
In Standby mode with RTC and LSE running and Backup SRAM disabled, the STM32H743AII6TR draws a typical current of 2.95 µA at 3.3 V and 25°C. This value is measured per datasheet DS12110 Rev 11 Section 6.3.7 and includes leakage from D3 domain regulators and LSE oscillator circuitry.
STM32H743AII6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32H7
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 131
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H743AII6TR FAQ
1.How can I place an order for STM32H743AII6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H743AII6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H743AII6TR reliable?
The price and inventory of STM32H743AII6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H743AII6TR is usually 5 days.
3.What payment methods are accepted for STM32H743AII6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H743AII6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H743AII6TR?
STM32H743AII6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H743AII6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H743AII6TR?
For technical support, including STM32H743AII6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H743AII6TR requirements.
6.How does Aetrix verify that STM32H743AII6TR is sourced from the original manufacturer or authorized distributors?
All STM32H743AII6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H743AII6TR meets industry standards.
7.What is the process for return or replacement of STM32H743AII6TR?
All STM32H743AII6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H743AII6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H743AII6TR part is unused and in its original packaging.
Return procedure for STM32H743AII6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H743AII6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
