STMicroelectronics STM32H743IGT6
- Part No.:
- STM32H743IGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32H743IGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:289
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H743IGT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 2 MB flash, 1 MB RAM (including 192 KB TCM), and dual-domain power management (D1/D2/D3). It integrates triple PLLs, hardware JPEG codec, LCD-TFT controller, and supports CAN FD, Ethernet MAC, and USB OTG HS/FS - deployed in industrial HMI, motor control gateways, and real-time vision edge nodes.
For engineers reviewing the STM32H743IGT6 datasheet, STM32H743IGT6 pinout, STM32H743IGT6 application, or STM32H743IGT6 equivalent, key selection criteria include TCM RAM allocation for deterministic ISR latency, Quad-SPI interface timing at 133 MHz, voltage scaling across six Run/Stop modes, and dual-domain clock gating for mixed-criticality peripheral scheduling.
Technical Context
The device implements a 3-bus interconnect matrix (1 AXI + 2 AHB) with 5 AHB2-APB and 2 AXI2-AHB bridges, enabling concurrent high-bandwidth data paths between CPU, DMA2D, MDMA, and peripherals. Its memory subsystem includes separate ITCM (64 KB) and DTCM (128 KB) for time-critical code/data, plus 864 KB user SRAM and 4 KB backup SRAM.
Three independent PLLs support fractional synthesis: one system PLL (up to 480 MHz), two kernel PLLs for peripheral clocks (e.g., USB, Ethernet, ADC), each configurable with dedicated dividers and post-scalers - critical for jitter-sensitive interfaces like SPDIFRX and camera DCMI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 16 KB I-cache + 16 KB D-cache, 1027 DMIPS |
| Memory | 2 MB flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM |
| Power Domains | Three independent domains (D1/D2/D3) with selective clock gating and voltage scaling (6 ranges) |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× CAN FD, 2× USB OTG (HS/FS + FS), 2× SDIO/MMC (125 MHz), 4× USART/UART/LPUART, 6× SPI/I2S, Ethernet MAC with DMA |
| Graphics & Timing | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 1× HRTIM (2.1 ns resolution) |
| Package | LQFP176 (24 × 24 mm), 176-pin, ECOPACK2-compliant, lead-free, RoHS |
Pinout & Package
LQFP176 package with 24 × 24 mm body, 0.5 mm pitch, exposed thermal pad (EPAD) connected to VSS. Pin count and mechanical footprint conform to JEDEC MO-215AB standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Supply rails | D1 domain core (1.62–3.6 V), analog (1.62–3.6 V), and I/O (1.62–3.6 V) - decoupled per domain for noise isolation |
| VCAP1, VCAP2 | Internal LDO bypass | External 2.2 µF ceramic capacitors stabilize 1.2 V core regulator output; mandatory for reliable 480 MHz operation |
| NRST | Active-low reset | Asynchronous reset input with internal pull-up; accepts 1.62–3.6 V logic; triggers POR/PDR/BOR sequence |
| BOOT0 | Boot mode select | High at power-up enables system memory boot (ISP); low selects main flash - used for factory firmware recovery |
| PA13/PA14 | SWD debug interface | SWDIO and SWCLK pins; support full-speed debugging without JTAG pins; compatible with ST-LINK v2/v3 |
| PD0/PD1 | OSC_IN/OSC_OUT | Connects to external 4–48 MHz crystal for HSE; drives internal oscillator circuitry with load capacitance ≤12 pF |
Key Features
| Feature | Design Value |
|---|---|
| Triple PLL architecture | Enables independent clock trees: system (480 MHz), USB/Ethernet (48/50 MHz), and ADC/audio (fractional synthesis) - eliminates cross-domain jitter coupling |
| TCM memory split | 64 KB ITCM + 128 KB DTCM allows lock-step execution of real-time control loops with zero cache-miss latency |
| Hardware JPEG codec | Offloads CPU from image compression/decompression (YUV422/RGB565), reducing frame processing time by >70% vs software implementation |
| Dual-domain power management | D1 (CPU/flash), D2 (comm/timers), D3 (reset/clock) domains can be powered/clocked independently - enables sub-3 µA Standby with RTC active |
| MDMA controller | Linked-list DMA with AXI bus mastering moves data between flash/SRAM/peripherals without CPU intervention - essential for high-throughput sensor fusion |
Applications
| Industrial HMI Gateway | Motor Control Edge Node |
|---|---|
Use Scenario: Touch-enabled panel controlling PLC I/O, fieldbus gateways, and local visualization via TFT display. IC Role / Device Role / Timing Role: Primary application processor running FreeRTOS, driving LTDC + DMA2D for smooth GUI rendering, and managing CAN FD/Ethernet bridging. Use Value: 192 KB TCM RAM ensures deterministic response to touch interrupts (<10 µs latency); hardware JPEG accelerates icon loading from flash without CPU load. | Use Scenario: Compact servo drive with position feedback, current sensing, and field-oriented control (FOC) execution. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC loop at 20 kHz using HRTIM PWM outputs and ADC-triggered sampling. Use Value: Dual ADCs sample phase currents simultaneously at 3.6 MSPS; DTCM RAM stores PID coefficients and lookup tables for cycle-accurate execution. |
| Smart Camera Edge Processor | Energy Monitoring Gateway |
Use Scenario: Low-power vision node capturing 720p video, performing motion detection, and streaming metadata over LTE. IC Role / Device Role / Timing Role: Image acquisition processor interfacing 8–14-bit DCMI sensor, compressing frames via hardware JPEG, and managing USB OTG HS bulk transfers. Use Value: DCMI supports 80 MHz pixel clock; JPEG codec reduces 1 MB raw frame to ~120 KB in <2 ms - enabling real-time streaming on constrained bandwidth. | Use Scenario: DIN-rail mounted meter aggregating CT/PT analog inputs, communicating via RS-485 Modbus and LoRaWAN. IC Role / Device Role / Timing Role: Precision measurement hub with 16-bit ADCs, temperature-compensated reference, and dual CAN FD for grid synchronization. Use Value: Triple ADCs acquire 3-phase voltage/current simultaneously; backup SRAM retains energy logs during mains failure; LSE+RTC maintains ±5 ppm accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VIT6 | Same core, package, and memory; adds cryptographic acceleration (AES-256, PKA, HASH) and secure boot ROM | Required for firmware signing, OTA update integrity, or TLS offload in connected devices | Select when end-product security certification (e.g., IEC 62443) mandates hardware root-of-trust |
| STM32H743VIT6 | LQFP100 (100-pin) variant; identical feature set but reduced peripheral count (e.g., no Ethernet MAC, only 1 USB OTG) | Suitable for space-constrained designs where Ethernet and dual USB are unnecessary | Choose for cost-optimized BOM when full LQFP176 peripheral complement is unused |
Compared with STM32H743VIT6, the STM32H743IGT6 offers full peripheral availability in LQFP176 for complex I/O routing, while STM32H753VIT6 trades pin count for embedded crypto - making IGT6 optimal for non-security-critical high-I/O edge nodes requiring maximum flexibility.
Availability
STM32H743IGT6 is available at Aetrix Electronics and suitable for industrial HMI, motor control gateways, and smart camera edge nodes requiring stable component supply across multi-year production cycles.
Supply support for STM32H743IGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and graphics capability - specifically engineered for industrial automation, medical imaging, and AI-edge inference endpoints.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32H743IGT6 achieves 480 MHz via its Arm Cortex-M7 core with dual-level cache (16 KB I-cache + 16 KB D-cache) and triple PLL architecture. System clock derives from the main PLL fed by HSE (4–48 MHz) or HSI (64 MHz), with fractional-N synthesis enabling precise frequency tuning. Voltage scaling must be set to Range 0 (1.2 V) for full-speed operation, and VCAP capacitors must meet 2.2 µF specification.
Does this MCU support hardware-accelerated cryptography?
No, the STM32H743IGT6 does not integrate dedicated cryptographic accelerators (AES, PKA, HASH). That functionality is present in the STM32H753 and STM32H7A3 variants. The H743 provides TRNG and ROP/PC-ROP for basic firmware protection but relies on software libraries for encryption - verified in ST's X-CUBE-CRYPTOLIB package.
How many independent power domains does it have and what do they control?
The STM32H743IGT6 features three independent power domains: D1 (CPU, flash, DMA, LTDC), D2 (communication peripherals, timers, ADCs), and D3 (reset/clock/power management, RTC, backup SRAM). Each domain has dedicated regulators and clock gates, allowing selective shutdown - e.g., D2/D3 remain active in Stop mode while D1 is powered off to reduce leakage.
What is the role of the VCAP pins and what capacitor value is required?
VCAP1 and VCAP2 pins connect to external 2.2 µF ceramic capacitors that stabilize the internal 1.2 V LDO supplying the CPU core. These capacitors are mandatory for stable 480 MHz operation; omission causes erratic behavior or failure to boot. ST specifies X7R dielectric, 10% tolerance, and placement within 5 mm of the VCAP pins per datasheet Section 6.3.2.
STM32H743IGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H743IGT6 FAQ
1.How can I place an order for STM32H743IGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H743IGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H743IGT6 reliable?
The price and inventory of STM32H743IGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H743IGT6 is usually 5 days.
3.What payment methods are accepted for STM32H743IGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H743IGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H743IGT6?
STM32H743IGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H743IGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H743IGT6?
For technical support, including STM32H743IGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H743IGT6 requirements.
6.How does Aetrix verify that STM32H743IGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H743IGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H743IGT6 meets industry standards.
7.What is the process for return or replacement of STM32H743IGT6?
All STM32H743IGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H743IGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H743IGT6 part is unused and in its original packaging.
Return procedure for STM32H743IGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H743IGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

