STMicroelectronics STM32H743VGT6
- Part No.:
- STM32H743VGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H743VGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:358
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H743VGT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 1 MB flash, 1 MB RAM (including 192 KB TCM), and dual-domain power management. It integrates three PLLs, hardware JPEG codec, LCD-TFT controller, and supports CAN FD, Ethernet MAC, and USB OTG HS/FS-used in industrial HMI, motor control gateways, and real-time vision edge nodes.
For engineers reviewing the STM32H743VGT6 datasheet, STM32H743VGT6 pinout, STM32H743VGT6 application, or STM32H743VGT6 equivalent, key selection factors include its 480 MHz M7 core with dual-precision FPU, 168 GPIOs with interrupt capability, 3× independent power domains (D1/D2/D3), and LQFP100 package compatibility with 100-pin routing constraints.
Technical Context
The device implements a triple-bus matrix architecture (1 AXI + 2 AHB) with five AHB2-APB bridges and two AXI2-AHB bridges, enabling concurrent high-bandwidth peripheral access. Its interconnect supports deterministic latency for time-critical tasks like motor control PWM generation and camera interface streaming.
Three independent PLLs provide dedicated clock trees: one for system clock (up to 480 MHz), two for kernel clocks (e.g., ADC, USB, Ethernet), all supporting fractional-N synthesis for precise jitter-sensitive timing. The D1/D2/D3 domain isolation allows selective power gating of high-performance compute, communication peripherals, and reset/clock subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 16 KB I-cache + 16 KB D-cache, 1027 DMIPS |
| Memory | 1 MB Flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM |
| Power Domains | Three isolated domains: D1 (CPU/graphics), D2 (peripherals/timers), D3 (reset/clock/PMU) |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× CAN FD controllers, 2× USB OTG (HS/FS + FS), 2× SDIO/MMC (125 MHz), Ethernet MAC with DMA, HDMI-CEC |
| Timers | 1× HRTIM (2.1 ns resolution), 2× advanced motor control timers (240 MHz), 10× general-purpose 16-bit timers |
| Graphics & Vision | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 8–14-bit DCMI (80 MHz) |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch), ECOPACK2-compliant, with 100 leads including 82 user GPIOs, 5 VDD/VSS pairs, 3 VCAP pins, NRST, BOOT0, and dedicated debug (SWD/JTAG) pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | 10 dedicated pairs support low-noise analog/digital domain separation and decoupling stability |
| VCAP1/2/3 | Internal LDO stabilization | External 2.2 µF ceramic capacitors required per pin to maintain core voltage regulation under dynamic load |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.62–3.6 V logic; drives internal POR/PDR/BOR sequencing |
| BOOT0 | Boot mode selection | High at power-up enables system memory boot (for DFU); low selects main flash or embedded SRAM |
| PA13/PA14 | SWD debug interface | Dedicated SWDIO/SWCLK pins; no remapping; essential for JTAG/SWD programming and real-time trace |
Key Features
| Feature | Design Value |
|---|---|
| Dual-domain power management | Independent clock gating and power switching for D1/D2/D3 domains reduces active power by >40% in partial-peripheral use cases |
| Hardware JPEG codec | Real-time encode/decode of YUV422/RGB565 images up to VGA resolution without CPU intervention |
| Chrom-ART Accelerator (DMA2D) | Offloads 2D graphics operations (copy, blend, format conversion) from CPU, cutting GUI rendering latency by 70% |
| Flexible external memory controller | Supports SDRAM, PSRAM, NOR/NAND flash, and SRAM with 32-bit bus and 100 MHz synchronous clocking |
| Quad-SPI interface | Runs at up to 133 MHz with XIP support, enabling direct execution from external flash with <50 ns latency |
Applications
| Industrial Motor Control Gateway | Medical Imaging Edge Node |
|---|---|
Use Scenario: Real-time coordination of multi-axis servo drives, fieldbus communication (CAN FD/Ethernet), and HMI rendering on a single SoC. IC Role / Device Role / Timing Role: Central controller executing motion algorithms on M7 core, managing synchronized PWM via HRTIM, and buffering image data from embedded camera interface. Use Value: Eliminates external FPGA or dual-processor architecture; 480 MHz core + TCM RAM ensures sub-µs loop closure for torque control. | Use Scenario: Portable ultrasound or endoscope unit capturing raw sensor data, performing on-device JPEG compression, and displaying processed frames on TFT-LCD. IC Role / Device Role / Timing Role: Image acquisition controller using DCMI, hardware JPEG encoder, and LCD-TFT driver with DMA2D-accelerated overlay composition. Use Value: Reduces BOM cost by integrating JPEG codec and display engine; 16-bit ADCs enable high-fidelity analog front-end digitization. |
| Smart Building HVAC Controller | Automotive Diagnostic Tool |
Use Scenario: Multi-sensor environmental monitoring (temp/humidity/CO₂), Modbus TCP gateway, and local touchscreen HMI in energy management systems. IC Role / Device Role / Timing Role: Sensor fusion hub with 3× ADCs, Ethernet MAC for building network integration, and USB OTG for firmware updates via host PC. Use Value: Single-chip solution replaces discrete MCU + PHY + USB transceiver; backup regulator supports RTC and SRAM during mains failure. | Use Scenario: Handheld OBD-II scanner supporting UDS protocol over CAN FD, Bluetooth bridging, and secure firmware update via USB. IC Role / Device Role / Timing Role: Dual-CAN FD node with time-triggered scheduling, cryptographic RNG for session keys, and USB DFU bootloader in system memory. Use Value: Meets ISO 11898-1:2015 FD timing requirements; ROP/PC-ROP prevents unauthorized firmware injection during reprogramming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VIT6 | Same package and pinout; adds AES-256/HASH/RNG crypto accelerators and 2 MB flash | Required for TLS 1.2 handshake acceleration and secure boot chain verification | Select when cryptographic offload and extended code storage are mandatory |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 + M4 dual-core; 1 MB SRAM but no integrated JPEG codec or LCD-TFT controller | Suited for audio DSP + AI inference workloads, not display-intensive HMI | Choose for heterogeneous processing needs where display acceleration is handled externally |
Compared with STM32H753VIT6, this part trades crypto acceleration and flash capacity for lower cost and identical peripheral set; versus i.MX RT1176DVMAA, it delivers superior integrated graphics and vision IP but lacks dual-core flexibility for split real-time/audio workloads.
Availability
STM32H743VGT6 is available at Aetrix Electronics and suitable for industrial HMI, motor control gateways, and medical imaging edge nodes requiring stable component supply across long-lifecycle production programs.
Supply support for STM32H743VGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and sensing technologies for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich peripheral integration, and graphical capability-designed specifically for next-generation HMI, motor control, and vision-enabled edge devices.
FAQ
What is the maximum operating frequency and core configuration of the STM32H743VGT6?
The STM32H743VGT6 features a single Arm Cortex-M7 core running at up to 480 MHz with double-precision floating-point unit, 16 KB instruction cache, and 16 KB data cache. It achieves 1027 DMIPS (2.14 DMIPS/MHz) per Dhrystone 2.1 benchmark and includes a Memory Protection Unit (MPU) for secure task isolation.
Does the STM32H743VGT6 support external SDRAM, and what are the interface limitations?
Yes, it supports external SDRAM via the Flexible Memory Controller (FMC) with up to 32-bit data bus width and synchronous clocking up to 100 MHz. It supports LPDDR/SDR SDRAM, PSRAM, NOR/NAND flash, and SRAM. Address space is partitioned into banks with configurable wait states, timing registers, and ECC support for critical data regions.
How does the power domain architecture improve system-level energy efficiency?
The D1/D2/D3 domain separation allows independent clock gating and power switching: D1 powers CPU/graphics, D2 handles communication peripherals and timers, D3 manages reset/clock/power control. This enables selective shutdown-e.g., disabling D1 while keeping D2 active for CAN/Ethernet wake-on-frame-reducing standby current to 2.95 µA with RTC/LSE enabled.
Can the STM32H743VGT6 execute code directly from external Quad-SPI flash, and what performance can be expected?
Yes, the Quad-SPI interface supports Execute-in-Place (XIP) mode at up to 133 MHz with octal DDR read capability. With prefetch buffer and cache line fill optimization, effective instruction fetch latency drops below 50 ns, enabling near-native flash execution performance-critical for large firmware images where internal flash is insufficient.
STM32H743VGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H743VGT6 FAQ
1.How can I place an order for STM32H743VGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H743VGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H743VGT6 reliable?
The price and inventory of STM32H743VGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H743VGT6 is usually 5 days.
3.What payment methods are accepted for STM32H743VGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H743VGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H743VGT6?
STM32H743VGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H743VGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H743VGT6?
For technical support, including STM32H743VGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H743VGT6 requirements.
6.How does Aetrix verify that STM32H743VGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H743VGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H743VGT6 meets industry standards.
7.What is the process for return or replacement of STM32H743VGT6?
All STM32H743VGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H743VGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H743VGT6 part is unused and in its original packaging.
Return procedure for STM32H743VGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H743VGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

