My Inquiry
My Account
STMicroelectronics STM32H743ZIT6
- Part No.:
- STM32H743ZIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H743ZIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,016
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H743ZIT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 2 MB flash, 1 MB RAM (including 192 KB TCM), dual-bank read-while-write capability, and integrated hardware JPEG codec - deployed in high-end industrial HMIs, motor control gateways, and real-time vision edge nodes.
For engineers reviewing the STM32H743ZIT6 datasheet, STM32H743ZIT6 pinout, STM32H743ZIT6 application, or STM32H743ZIT6 equivalent, key selection considerations include its triple PLL architecture with fractional mode, dual-domain power management (D1/D2/D3), 16-bit ADCs with 3.6 MSPS, FMC support for SDRAM/NOR, and LQFP144 package compatibility with 144-pin routing constraints.
Technical Context
The STM32H743ZIT6 implements a tightly coupled memory hierarchy with separate 16 KB ITCM and 128 KB DTCM RAM for deterministic interrupt latency, backed by AXI/AHB interconnect matrices enabling concurrent DMA transfers across 4 independent controllers - including one high-speed MDMA with linked-list support.
Its clock system integrates three PLLs (system + two kernel clocks) with fractional-N synthesis, supporting precise timing for simultaneous Ethernet MAC, dual CAN FD, and HDMI-CEC operation while maintaining sub-second RTC accuracy and hardware calendar functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 1027 DMIPS, and MPU for RTOS-safe memory partitioning |
| Memory | 2 MB flash (dual-bank, RWW), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM, 4 KB backup SRAM |
| Analog Peripherals | 3× 16-bit ADCs (36 channels, 3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× USB OTG (FS/HS), 2× CAN FD, 2× SDIO/MMC (125 MHz), 4× USART/UART/LPUART, 4× I²C FM+, 6× SPI (incl. Quad-SPI @ 133 MHz) |
| Graphics & Timing | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 1× HRTIM (2.1 ns resolution), 10× GP timers (240 MHz) |
| Power Management | 3-domain architecture (D1/D2/D3), 6 voltage scaling ranges, 2.95 µA Standby (RTC/LSE on), embedded LDO with scalable output |
| Package | LQFP144 (20 × 20 mm), ECOPACK2-compliant, 144-pin surface-mount with 0.5 mm pitch |
Pinout & Package
LQFP144 package with 0.5 mm pitch, 20 × 20 mm body, and exposed thermal pad (not electrically connected). Pinout validated per STMicroelectronics DS12110 Rev 11 Section 5 (Pinout, pin description and alternate functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Supply rails | Separate domains for digital core (1.62–3.6 V), analog (1.62–3.6 V), and I/O (1.62–3.6 V); decoupling required per DS12110 Section 6.3.6 |
| VCAP_1, VCAP_2 | Core regulator bypass | External 2.2 µF ceramic capacitors mandatory for internal LDO stability; placement within 1 cm of pins required |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external pull-up and debounced push-button interface |
| BOOT0 | Boot mode selection | High at power-up enables system memory bootloader; tied low via 10 kΩ resistor for main flash execution |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWDIO/SWCLK) - no JTAG pins required; supports full debug, trace, and programming at full CPU speed |
| PD0/PD1 | FMC address/data bus | Supports NOR/PSRAM/SDRAM interfaces up to 100 MHz synchronous mode; requires impedance-controlled PCB routing |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with RWW | Enables seamless firmware updates: execute from Bank 1 while erasing/writing Bank 2 without system interruption |
| Triple PLL with fractional-N | Allows independent clock trees for CPU (480 MHz), peripherals (e.g., USB 48 MHz), and audio (e.g., I²S 150 MHz) with <1% jitter |
| Hardware JPEG codec | Offloads CPU during image compression/decompression; processes 1080p frames at ~15 fps with <5% CPU utilization |
| Flexible memory controller (FMC) | Supports 32-bit SDRAM (up to 256 MB), NOR flash, and PSRAM - eliminates need for external memory controllers in HMI designs |
| Domain-based power gating | D1/D2/D3 isolation enables selective shutdown: e.g., keep D3 (RTC/power control) active while powering down D1 (CPU) and D2 (peripherals) in Stop mode |
Applications
| Industrial HMI Gateway | Motor Control Edge Node |
|---|---|
Use Scenario: Touch-enabled factory floor display interfacing with PLCs via EtherCAT and CAN FD. IC Role / Device Role / Timing Role: Main application processor running FreeRTOS, driving 800×480 TFT-LCD via LTDC, managing dual CAN FD buses for servo feedback, and executing real-time motion profiles using HRTIM. Use Value: TCM RAM ensures deterministic ISR response (<1 µs jitter), while hardware JPEG reduces UI refresh latency for live camera feeds from inspection sensors. | Use Scenario: Compact servo drive with field-oriented control (FOC), position sensing, and predictive maintenance telemetry. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC loops at 20 kHz using TIM1/TIM8 advanced timers, sampling current via 3× ADCs synchronized to PWM edges, and transmitting vibration data over USB OTG FS. Use Value: Dual ADCs with hardware trigger synchronization achieve <±0.1° phase error in torque estimation; DTCM RAM stores critical loop variables with zero-wait-state access. |
| Medical Imaging Edge Processor | Smart Building Security Hub |
Use Scenario: Portable ultrasound device capturing RF echo data and performing beamforming preprocessing before cloud upload. IC Role / Device Role / Timing Role: High-throughput data acquisition node using DCMI interface (80 MHz) for sensor input, DFSDM for sigma-delta filtering, and JPEG codec for compressed DICOM thumbnail generation. Use Value: 3.6 MSPS ADC sampling captures 12-bit RF data at 3 MHz bandwidth; hardware JPEG reduces 1 MB frame size to 120 KB for LTE transmission. | Use Scenario: Integrated access control panel with facial recognition, door lock actuation, and PoE-powered network connectivity. IC Role / Device Role / Timing Role: Central security controller running Linux Lite, managing camera interface (DCMI), Ethernet MAC (100 Mbps), secure boot via ROP/PC-ROP, and tamper detection via active tamper pins. Use Value: Backup domain SRAM retains biometric templates during mains outage; embedded RNG seeds TLS handshakes for encrypted credential exchange. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753ZIT6 | Adds AES-256/HASH/RSA crypto accelerators and 1 MB additional flash (3 MB total); identical pinout and peripheral set | Better suited for secure boot, OTA firmware signing, and encrypted data logging in regulated environments (e.g., medical, finance) | Select when cryptographic offload and extended code space outweigh cost premium |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 + M4 dual-core, 1 GHz M7, no integrated JPEG codec, different package (BGA196), no FMC | Higher raw CPU throughput but requires external memory for large frame buffers; lacks hardware JPEG and LCD-TFT controller | Select for asymmetric multiprocessing workloads where M7 handles AI inference and M4 manages real-time I/O |
Compared with STM32H753ZIT6, this part trades crypto acceleration for lower BOM cost and identical real-time determinism; versus i.MX RT1176DVMAA, it delivers superior integration for display-rich, imaging-enabled edge nodes without external memory or companion processors.
Availability
STM32H743ZIT6 is available at Aetrix Electronics and suitable for industrial HMIs, motor control gateways, medical imaging edge processors, and smart building security hubs requiring stable component supply across multi-year production cycles.
Supply support for STM32H743ZIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32H7 series targets high-end embedded applications demanding real-time performance, rich graphics, and heterogeneous processing - designed for industrial automation, medical devices, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency of the STM32H743ZIT6 CPU core?
The STM32H743ZIT6 features an Arm Cortex-M7 core rated for up to 480 MHz operation under full voltage scaling (Range 0). This frequency is achievable with proper PCB layout, thermal management, and VCAP capacitor placement per DS12110 Section 6.3.2. The core delivers 1027 DMIPS at this speed, verified using Dhrystone 2.1 benchmark.
Does the STM32H743ZIT6 support hardware-accelerated encryption?
No, the STM32H743ZIT6 does not include dedicated cryptographic accelerators (AES, HASH, PKA). Hardware encryption is introduced in the STM32H753 variant. The H743 provides ROP (Read-Out Protection) and PC-ROP (Program Counter Read-Out Protection) for basic firmware security, but all cipher operations must be performed in software using the Cortex-M7's DSP instructions.
Can the STM32H743ZIT6 drive an RGB888 1024×768 display directly?
Yes - its integrated LCD-TFT controller (LTDC) supports RGB888 format at XGA (1024×768) resolution with up to 64 Hz refresh rate. It requires external SDRAM for frame buffer storage (via FMC) and proper clock tree configuration (using dedicated pixel clock PLL). The Chrom-ART DMA2D accelerator enables efficient layer composition and alpha blending without CPU load.
What is the standby current consumption with RTC and LSE enabled?
According to DS12110 Rev 11 Table 112, the STM32H743ZIT6 consumes 2.95 µA in Standby mode with Backup SRAM disabled, RTC enabled, and LSE oscillator running. This measurement assumes VDD = 3.3 V, Tj = 25 °C, and all other domains powered off. Actual values may vary ±15% across temperature and voltage extremes.
STM32H743ZIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H743ZIT6 FAQ
1.How can I place an order for STM32H743ZIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H743ZIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H743ZIT6 reliable?
The price and inventory of STM32H743ZIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H743ZIT6 is usually 5 days.
3.What payment methods are accepted for STM32H743ZIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H743ZIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H743ZIT6?
STM32H743ZIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H743ZIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H743ZIT6?
For technical support, including STM32H743ZIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H743ZIT6 requirements.
6.How does Aetrix verify that STM32H743ZIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H743ZIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H743ZIT6 meets industry standards.
7.What is the process for return or replacement of STM32H743ZIT6?
All STM32H743ZIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H743ZIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H743ZIT6 part is unused and in its original packaging.
Return procedure for STM32H743ZIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H743ZIT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
