STMicroelectronics STM32H745XIH3
- Part No.:
- STM32H745XIH3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 265-TFBGA
- Datasheet:
-
STM32H745XIH3.pdf
- Description:
- IC MCU 32BIT 2MB FLASH TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,026
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H745XIH3 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (up to 480 MHz) and Cortex®-M4 (up to 240 MHz) microcontroller with 2 MB flash, 1 MB RAM (including 192 KB TCM), integrated SMPS regulator, and 168 GPIOs. It supports real-time deterministic control in industrial PLCs, motor drives, and embedded vision systems requiring concurrent high-performance computation and low-latency peripheral handling.
For engineers reviewing the STM32H745XIH3 datasheet, STM32H745XIH3 pinout, STM32H745XIH3 application, or STM32H745XIH3 equivalent, key selection considerations include dual-core asymmetric execution, voltage scaling across six power ranges, hardware JPEG codec, LCD-TFT controller up to XGA, and FDCAN with FD capability for automotive and industrial networking.
Technical Context
The device implements three independent power domains (D1/D2/D3) enabling selective clock gating and domain shutdown-D1 hosts the M7 core and high-speed peripherals, D2 manages communication interfaces and timers, and D3 handles reset/clock/power control. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB and two AXI2-AHB bridges for deterministic latency and bandwidth isolation.
Dual-core operation is coordinated via shared memory with hardware semaphores and interrupt forwarding; the M7 executes time-critical tasks using ITCM/DTCM RAM (64 KB/128 KB), while the M4 handles communication stacks and sensor fusion using ART-accelerated flash execution. The integrated SMPS step-down converter directly supplies VCORE at up to 1.3 V with configurable output, reducing external BOM count versus LDO-only solutions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm® Cortex®-M7 @ 480 MHz + Cortex®-M4 @ 240 MHz with independent MPUs and caches |
| Memory | 2 MB flash (read-while-write), 1 MB RAM: 192 KB TCM (64 KB ITCM + 128 KB DTCM), 864 KB SRAM, 4 KB backup SRAM |
| Power Management | Three-domain architecture (D1/D2/D3); SMPS + LDO regulators; 6-range voltage scaling in Run/Stop modes |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× FDCAN (CAN FD), 2× USB OTG (FS/HS), 2× SDIO/MMC (125 MHz), 4× USART/UART/LPUART, 4× I²C FM+, 6× SPI/I²S, SPDIFRX, SWPMI, MDIO |
| Graphics & Timing | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 1× HRTIM (2.1 ns resolution), RTC with sub-second accuracy |
| Package | TFBGA240+25 (14 × 14 mm, 0.8 mm pitch), ECOPACK2-compliant, rated for extended temperature up to 125 °C |
Pinout & Package
STM32H745XIH3 is housed in a TFBGA240+25 package (14 × 14 mm, 0.8 mm ball pitch) with 240 signal balls plus 25 dedicated power/ground balls. The package supports fine-pitch PCB routing and thermal dissipation suitable for high-density industrial and automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDUSB, VDDIO2, etc. | Power supply domains | Separate rails for digital core (VCORE), analog (VDDA), USB PHY (VDDUSB), I/O banks (VDDIOx) enable independent voltage scaling and noise isolation |
| PA0–PK15, PI12, PJ13, etc. | General-purpose I/O | 168 total GPIOs with interrupt capability, multiple alternate functions per pin (e.g., TIMx_CHy, USARTx_TX, FDCANx_RX), supporting flexible peripheral mapping |
| PC13–PC15, PH0–PH1 | Oscillator inputs | HSE (4–48 MHz), LSE (32.768 kHz), and HSI/CSI internal oscillators provide precise clock sources for RTC, USB, and system timing |
| PF0–PF15, PG0–PG15 | FMC interface | 32-bit external memory controller supporting SDRAM, NOR/NAND flash, PSRAM-enables expansion beyond on-chip memory limits |
| PD0–PD15, PE2–PE15 | QUADSPI interface | Dual-mode Quad-SPI running up to 133 MHz for high-speed external flash/XIP execution, reducing boot latency and code footprint pressure |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | M7 handles real-time control and DSP workloads; M4 runs protocol stacks and background services-reducing software complexity vs. single-core scheduling |
| Hardware JPEG codec | Accelerates encode/decode of JPEG images without CPU load-critical for embedded vision applications like smart cameras and HMI displays |
| Chrom-ART DMA2D accelerator | Offloads 2D graphics operations (copy, blend, format conversion) from CPU-enables smooth GUI rendering on TFT-LCDs up to XGA resolution |
| Integrated SMPS regulator | Replaces external DC-DC converter; supports direct VCORE supply with programmable output (0.6–1.3 V), improving power efficiency over LDO-only designs |
| Flexible memory architecture | Includes TCM RAM for zero-wait-state critical routines, ART Accelerator for flash execution speed parity with RAM, and dual-mode QUADSPI for expandable non-volatile storage |
Applications
| Industrial Motor Control | Automotive ADAS Camera Hub |
|---|---|
Use Scenario: High-precision servo drive with field-oriented control (FOC), encoder feedback, and safety monitoring. IC Role / Device Role / Timing Role: Dual-core coordination: M7 computes FOC loops at 20 kHz using DTCM-resident code; M4 manages CAN FD communication and diagnostics. Use Value: Hardware HRTIM (2.1 ns resolution) enables precise PWM dead-time insertion; dual ADCs sample current/voltage simultaneously for accurate torque estimation. | Use Scenario: Multi-camera aggregation unit feeding raw image data to an AI inference module in driver-monitoring or surround-view systems. IC Role / Device Role / Timing Role: Acts as camera interface hub: DCMI captures 8–14-bit parallel video streams; JPEG codec compresses frames before transmission over USB OTG HS or Ethernet MAC. Use Value: 80 MHz DCMI bandwidth supports 1080p@30 fps input; hardware JPEG reduces host-side processing load and memory bandwidth requirements. |
| Human-Machine Interface (HMI) | Programmable Logic Controller (PLC) |
Use Scenario: Touch-enabled industrial panel with animated GUI, local data logging, and EtherNet/IP connectivity. IC Role / Device Role / Timing Role: M7 renders graphics via LTDC + DMA2D; M4 handles network stack (Ethernet MAC + TCP/IP) and SDIO-based logging. Use Value: XGA-resolution LCD-TFT controller drives 1024×768 displays; 864 KB user SRAM stores UI assets and runtime variables without external PSRAM. | Use Scenario: Compact DIN-rail PLC executing ladder logic, motion control, and Modbus TCP gateway functions. IC Role / Device Role / Timing Role: M7 executes deterministic real-time tasks (motion profiling, PID loops); M4 handles communication protocols (Modbus TCP, FDCAN) and web server. Use Value: 6-range voltage scaling allows dynamic power/performance tuning; 168 GPIOs support direct I/O expansion without external port expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm Cortex-M7/M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H755XIH3 | Same package and pinout; adds cryptographic accelerators (AES-256, PKA, HASH), TRNG with NIST SP800-90B compliance, and secure firmware install (SFI) | Required for applications needing certified secure boot, OTA update signing, or data-at-rest encryption (e.g., medical IoT, payment terminals) | Select when security certification (FIPS, Common Criteria) is mandatory-not for general-purpose use due to higher cost and qualification overhead |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 @ 1 GHz + M4 @ 400 MHz; 2 MB on-chip RAM (no flash); separate 32-bit DDR interface; no integrated SMPS | Better suited for Linux-capable edge devices with large frame buffers or real-time audio processing where external DDR bandwidth outweighs flash integration | Choose when application demands >500 MHz M7 performance and external DDR, accepting added power design complexity and BOM cost |
Compared with STM32H755XIH3, the STM32H745XIH3 offers identical real-time performance and peripheral set at lower cost and power without cryptographic acceleration-making it optimal for cost-sensitive industrial controls. Versus i.MX RT1176DVMAA, it trades peak M7 frequency for integrated flash, SMPS, and lower static power-favoring battery-backed or thermally constrained deployments.
Availability
STM32H745XIH3 is available at Aetrix Electronics and suitable for industrial motor control, automotive camera hubs, human-machine interfaces, and programmable logic controllers requiring stable component supply across multi-year production cycles.
Supply support for STM32H745XIH3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and graphical capability-designed specifically for industrial automation, motor control, and advanced HMI where dual-core asymmetry and hardware acceleration reduce system-level complexity.
FAQ
What is the maximum operating frequency of each core in the STM32H745XIH3?
The Arm Cortex-M7 core operates at up to 480 MHz with double-precision FPU and L1 cache (16 KB instruction + 16 KB data); the Cortex-M4 core runs at up to 240 MHz with single-precision FPU and ART Accelerator support. Both cores sustain their maximum frequencies under full voltage scaling (Range 0) with SMPS regulator enabled and proper thermal management.
Does the STM32H745XIH3 support external SDRAM, and what interface is used?
Yes, it supports external SDRAM up to 32-bit data bus width via the Flexible Memory Controller (FMC). The FMC operates in synchronous mode up to 125 MHz and supports LPDDR/SDR SDRAM, PSRAM, NOR/NAND flash, and SRAM-enabling expansion beyond the 1 MB on-chip RAM for applications like frame buffering or large data logging.
How many CAN interfaces does the STM32H745XIH3 include, and what protocols do they support?
The device integrates two FDCAN controllers compliant with ISO 11898-1:2015, supporting Classical CAN, CAN FD (up to 5 Mbps data phase), and time-triggered CAN (TT-CAN) modes. Each controller has dedicated message RAM, flexible filtering, and loopback/self-test capabilities-suitable for automotive body control and industrial fieldbus gateways.
Is the TFBGA240+25 package of the STM32H745XIH3 compatible with reflow soldering, and what is its thermal resistance?
Yes, the TFBGA240+25 package is qualified for standard lead-free reflow profiles (J-STD-020). Its typical junction-to-case thermal resistance (RθJC) is 12.5 °C/W, and junction-to-ambient (RθJA) is 28.3 °C/W with 2-layer PCB and 1 oz copper-requiring thermal vias under the exposed pad and adequate copper pour for sustained 480 MHz operation in ambient temperatures up to 85 °C.
STM32H745XIH3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 265-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz, 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H745XIH3 FAQ
1.How can I place an order for STM32H745XIH3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H745XIH3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H745XIH3 reliable?
The price and inventory of STM32H745XIH3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H745XIH3 is usually 5 days.
3.What payment methods are accepted for STM32H745XIH3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H745XIH3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H745XIH3?
STM32H745XIH3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H745XIH3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H745XIH3?
For technical support, including STM32H745XIH3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H745XIH3 requirements.
6.How does Aetrix verify that STM32H745XIH3 is sourced from the original manufacturer or authorized distributors?
All STM32H745XIH3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H745XIH3 meets industry standards.
7.What is the process for return or replacement of STM32H745XIH3?
All STM32H745XIH3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H745XIH3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H745XIH3 part is unused and in its original packaging.
Return procedure for STM32H745XIH3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H745XIH3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

