STMicroelectronics STM32H745XIH6
- Part No.:
- STM32H745XIH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 265-TFBGA
- Datasheet:
-
STM32H745XIH6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:621
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H745XIH6 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (up to 480 MHz) and Cortex®-M4 (up to 240 MHz) microcontroller with 2 MB flash, 1 MB RAM, integrated SMPS regulator, and 46 communication/analog peripherals. It supports real-time deterministic control in industrial PLCs, motor drives, and embedded vision systems requiring concurrent high-performance computation and low-latency peripheral handling.
For engineers reviewing the STM32H745XIH6 datasheet, STM32H745XIH6 pinout, STM32H745XIH6 application, or STM32H745XIH6 equivalent, key selection considerations include dual-core asymmetric execution, voltage scaling across six power ranges, TCM RAM partitioning for time-critical routines, and hardware JPEG/DFSDM support for edge AI preprocessing.
Technical Context
The device implements three independent power domains (D1/D2/D3) enabling selective clock gating and domain shutdown. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB and two AXI2-AHB bridges, supporting concurrent high-bandwidth data movement between cores, DMA controllers, and peripherals.
Dual-core operation is coordinated via shared memory with hardware semaphores and interrupt forwarding; the M7 core handles compute-intensive tasks (e.g., FFT, motor FOC), while the M4 manages real-time I/O (CAN FD, SDMMC, USB OTG) and safety monitoring-both with MPU, FPU, and cache coherency maintained through L1 instruction/data caches (16 KB each on M7).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cores | Dual Arm® Cortex®-M7 @ 480 MHz + Cortex®-M4 @ 240 MHz, enabling parallel real-time and application processing |
| Memory | 2 MB flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM, 4 KB backup SRAM |
| Power Management | Integrated SMPS step-down converter + LDO; 6 voltage scaling ranges in Run/Stop modes; 2.95 µA Standby current (RTC/LSE ON) |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× CAN FD controllers, 4× USART/UART, 4× I²C FM+, 6× SPI (incl. Quad-SPI @ 133 MHz), Ethernet MAC, USB OTG HS/FS, HDMI-CEC |
| Graphics & Vision | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 8–14-bit DCMI camera interface (80 MHz) |
| Package | TFBGA240+25 (14 × 14 mm, 0.8 mm pitch), ECOPACK2-compliant, rated for extended temperature up to 125 °C |
Pinout & Package
STM32H745XIH6 is housed in a 240-ball TFBGA package with 25 additional balls for power/ground distribution (VCAP, VSS, VDD, VBAT). The package supports fine-pitch PCB routing and thermal dissipation suitable for high-density industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core & analog supply inputs | Separate 1.62–3.6 V domains enable noise isolation for ADC/DAC and digital logic |
| VCAP1, VCAP2 | Core regulator decoupling | External 2.2 µF ceramic capacitors stabilize internal SMPS output for VCORE |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low enables user flash execution |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 168 GPIOs with interrupt capability, configurable as analog inputs, timers, or peripheral alternate functions |
| OSC_IN / OSC_OUT | External crystal interface | Supports 4–48 MHz HSE crystal for precise system timing and USB/Ethernet clock derivation |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | M7 handles complex algorithms (JPEG decode, motor control); M4 manages real-time I/O (CAN FD, SDIO) without CPU contention |
| Adaptive real-time accelerator (ART) | Eliminates flash wait states for M4 code execution, enabling deterministic <100 ns interrupt latency |
| Flexible memory controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND up to 125 MHz synchronous clock-enables external frame buffers for vision applications |
| Digital filter for sigma-delta (DFSDM) | 8-channel, 4-filter hardware oversampling engine for high-precision current sensing in motor drives |
| Hardware JPEG codec | Full encode/decode acceleration offloads image compression from CPU, reducing host processing load by >70% in surveillance nodes |
Applications
| Industrial Motor Drive | Edge Vision Gateway |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM motors with real-time current/voltage feedback. IC Role / Device Role / Timing Role: Dual-core coordination: M7 computes FOC algorithm at 20 kHz PWM rate; M4 samples ADCs, manages CAN FD motor commands, and monitors fault signals. Use Value: DFSDM oversampling + 16-bit ADCs achieve ±0.1% torque accuracy; hardware timer synchronization ensures <50 ns phase alignment between PWM and sampling. | Use Scenario: Multi-camera video ingestion, preprocessing (JPEG compression), and secure upload via Ethernet/USB to cloud analytics. IC Role / Device Role / Timing Role: M7 runs JPEG codec and network stack; M4 handles DCMI frame capture, DMA2D graphics overlay, and USB mass storage enumeration. Use Value: Hardware JPEG reduces encoding time from 120 ms (SW) to 8 ms (HW); dual USB OTG interfaces enable simultaneous device/host operation for firmware updates and data export. |
| Programmable Logic Controller (PLC) | Medical Imaging Node |
Use Scenario: Deterministic I/O scanning, ladder logic execution, and EtherCAT slave communication in modular PLC backplanes. IC Role / Device Role / Timing Role: M7 executes control logic and EtherCAT application layer; M4 manages real-time EtherCAT sync manager, GPIO expansion, and watchdog supervision. Use Value: Dual-domain power management allows D2 (communication) to remain active during D1 (core) sleep, achieving <5 µA retention for battery-backed configuration storage. | Use Scenario: Portable ultrasound probe with analog front-end digitization, beamforming preprocessing, and encrypted DICOM export. IC Role / Device Role / Timing Role: M7 performs digital beamforming and encryption; M4 acquires RF data via ADCs, manages op-amp gain stages, and controls LPUART debug interface. Use Value: Integrated op-amps and 16-bit ADCs eliminate external signal conditioning; hardware RNG and ROP provide cryptographic root-of-trust for HIPAA-compliant data handling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VIT6 | Single-core Cortex-M7 @ 480 MHz; no M4; 2 MB flash, 1 MB RAM; identical peripherals except missing second CAN FD and reduced timer count | Suitable for applications needing only one high-performance core-e.g., standalone vision processing without concurrent I/O management | Select when dual-core complexity is unnecessary and BOM cost reduction is prioritized over real-time I/O offload capability |
| NXP i.MX RT1176DVMAA | Dual-core Cortex-M7 @ 1 GHz + Cortex-M4 @ 400 MHz; 2 MB on-chip RAM; no integrated SMPS; requires external PMIC | Better suited for Linux-capable edge AI gateways requiring higher raw throughput and external DDR, but lacks integrated power regulation | Choose when application demands >1 GHz compute headroom and external memory bandwidth outweighs need for single-chip power integration |
Compared with STM32H753VIT6, the STM32H745XIH6 delivers true hardware-isolated dual-core determinism for safety-critical I/O; versus i.MX RT1176DVMAA, it provides integrated SMPS and lower system-level power design complexity at the expense of peak clock frequency.
Availability
STM32H745XIH6 is available at Aetrix Electronics and suitable for industrial motor drives, edge vision gateways, programmable logic controllers, and medical imaging nodes requiring stable component supply across long product lifecycles.
Supply support for STM32H745XIH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in microcontrollers, power management, and analog/mixed-signal ICs for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time performance, security, and heterogeneous processing-designed specifically for industrial automation, advanced motor control, and AI-at-the-edge systems.
FAQ
What is the maximum operating frequency of each core in the STM32H745XIH6?
The Cortex-M7 core operates at up to 480 MHz with double-precision FPU and 16 KB instruction/data caches, delivering 1027 DMIPS. The Cortex-M4 core runs at up to 240 MHz with single-precision FPU and ART Accelerator, achieving 300 DMIPS. Both cores maintain independent clock domains and can operate simultaneously without frequency throttling.
Does the STM32H745XIH6 support hardware encryption or secure boot features?
Yes-it includes Read-Out Protection (ROP), PC-ROP (PC Read-Out Protection), and active tamper detection. While it lacks a dedicated cryptographic accelerator, its TRNG (three independent oscillators) and 96-bit unique ID support secure key generation and firmware authentication. Secure boot is implemented via boot ROM validation of signed images stored in flash.
How does the integrated SMPS regulator differ from the LDO in system power architecture?
The SMPS step-down converter directly supplies VCORE with high efficiency (up to 92%) across wide load ranges, reducing heat and extending battery life in portable applications. The LDO provides low-noise, fast-transient power for analog peripherals (ADC/DAC/OPAMP) and is used when SMPS noise sensitivity or low-power standby operation is required.
Can the STM32H745XIH6 run both cores independently from separate flash regions?
Yes-the flash memory is partitioned and accessible by both cores with configurable read/write protection. Code for the M7 core typically resides in upper flash sectors, while M4 code occupies lower sectors; inter-core communication occurs via shared TCM RAM or mailbox peripherals with hardware semaphore support for safe synchronization.
STM32H745XIH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 265-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz, 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H745XIH6 FAQ
1.How can I place an order for STM32H745XIH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H745XIH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H745XIH6 reliable?
The price and inventory of STM32H745XIH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H745XIH6 is usually 5 days.
3.What payment methods are accepted for STM32H745XIH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H745XIH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H745XIH6?
STM32H745XIH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H745XIH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H745XIH6?
For technical support, including STM32H745XIH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H745XIH6 requirements.
6.How does Aetrix verify that STM32H745XIH6 is sourced from the original manufacturer or authorized distributors?
All STM32H745XIH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H745XIH6 meets industry standards.
7.What is the process for return or replacement of STM32H745XIH6?
All STM32H745XIH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H745XIH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H745XIH6 part is unused and in its original packaging.
Return procedure for STM32H745XIH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H745XIH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

