Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32H745ZIT3

Name: STM32H745ZIT3
Brand: STMicroelectronics
SKU: STM32H745ZIT3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32H745ZIT3

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 144-LQFP

Datasheet:: STM32H745ZIT3.pdf

Description:: IC MCU 32BIT 2MB FLASH 144LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:526

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32H745ZIT3 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (up to 480 MHz) and Cortex®-M4 (up to 240 MHz) microcontroller with 2 MB flash, 1 MB RAM (192 KB TCM + 864 KB SRAM), integrated SMPS regulator, and 168 GPIOs. It supports CAN FD, Ethernet MAC, USB OTG HS/FS, JPEG codec, LCD-TFT controller, and hardware-accelerated graphics (DMA2D), targeting high-performance industrial HMI, motor control, and edge AI inference at the edge.

For engineers reviewing the STM32H745ZIT3 datasheet, STM32H745ZIT3 pinout, STM32H745ZIT3 application, or STM32H745ZIT3 equivalent, key selection criteria include dual-core asymmetric processing capability, on-chip SMPS for power efficiency, 16-bit ADC (3.6 MSPS), hardware JPEG encoding/decoding, and LQFP208 package compatibility with legacy PCB layouts.

Technical Context

The device implements a three-domain power architecture (D1/D2/D3) enabling independent clock gating and voltage scaling across high-performance, communication, and system-control subsystems. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB and two AXI2-AHB bridges, supporting concurrent high-bandwidth data flows between CPU cores, DMA controllers, and peripherals.

Dual-core operation is coordinated via shared memory, semaphores, and interrupt forwarding through the NVIC; the M7 core handles real-time deterministic tasks (e.g., motor control loops) while the M4 manages communication stacks (CAN FD, Ethernet, USB) and low-latency I/O. The ART Accelerator enables zero-wait-state execution from internal flash at 240 MHz for the M4 core.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Cores	Dual Arm® Cortex®-M7 @ 480 MHz (1027 DMIPS) + Cortex®-M4 @ 240 MHz (300 DMIPS); enables asymmetric task partitioning with hardware semaphore support.
Memory	2 MB flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB user SRAM; TCM placement ensures deterministic latency for time-critical code.
Analog Peripherals	3× 16-bit ADCs (36 channels, 3.6 MSPS total), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators; supports sensor fusion and closed-loop analog control.
Communication	2× CAN FD controllers, 2× USB OTG (HS/FS + FS), 1× Ethernet MAC with DMA, 4× USART/UART (12.5 Mbps), 6× SPI/I2S, SPDIFRX, SDMMC; meets industrial fieldbus and multimedia interface requirements.
Power Management	Integrated SMPS step-down converter (direct VCORE supply), LDO, 6-range voltage scaling, 2.95 µA Standby current (RTC/LSE ON); reduces external BOM and enables battery-backed operation.
Graphics & Media	LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec; offloads GUI rendering and image compression from CPU cores.
Package	LQFP208 (28×28 mm, 0.5 mm pitch); compatible with standard reflow processes and provides full peripheral pin access including DCMI, LTDC, and FMC signals.

Pinout & Package

LQFP208 package with 208 leads, 0.5 mm pitch, 28×28 mm body size, ECOPACK2-compliant. Pinout validated per STMicroelectronics DS12923 Rev 3, Section 5 (Pinout, pin description and alternate functions), Table 8 (STM32H745xI/G pin/ball definition).

Pin/Terminal	Circuit Role	Design Meaning
VDD, VSS	Core power supply / ground	Multiple dedicated pairs ensure low-noise core voltage delivery; decoupling required per layout guidelines in Section 7.4.
VDDA, VSSA	Analog power supply / ground	Isolated analog domain supply pins; mandatory separation from digital VDD for <1 LSB ADC/DAC error performance.
VCAP_1, VCAP_2	Core regulator bypass capacitors	Connect 2.2 µF X7R ceramic caps close to pins; critical for SMPS stability and core voltage ripple suppression.
NRST	Active-low reset input	Asynchronous reset signal with Schmitt trigger; internal pull-up enables reliable deassertion after power ramp.
BOOT0	Boot mode selection	High at power-up selects system memory bootloader; used for factory programming or recovery without debugger.
PA0–PA15, PB0–PB15, etc.	General-purpose I/O	168 total GPIOs with interrupt capability, multiple alternate functions (e.g., TIMx_CHy, USARTx_TX/RX, FMC_Ax); configurable pull-up/down and drive strength.

Key Features

Feature	Design Value
Dual-core asymmetric processing	Enables real-time M7 control loop execution (e.g., servo drive PWM generation) while M4 concurrently runs TCP/IP stack and USB HID protocol - no software arbitration overhead.
Integrated SMPS regulator	Replaces external DC-DC converter; achieves >90% efficiency at 1 A load, reduces thermal footprint, and supports dynamic voltage scaling across six operating ranges.
Hardware JPEG codec	Encodes/decodes 1080p frames in <50 ms without CPU intervention; eliminates need for external media processor in video surveillance or HMI applications.
Chrom-ART DMA2D accelerator	Performs 2D graphics operations (copy, blend, format conversion) at 2.6 Gpixel/s; reduces CPU load by >70% during GUI refresh in XGA-resolution displays.
Flexible memory controller (FMC)	Supports NOR/NAND flash, PSRAM, SDRAM up to 125 MHz synchronous clock; enables boot-from-external-memory and expandable code/data storage for firmware OTA updates.

Applications

Industrial Motor Drive

Edge AI Vision Terminal

Use Scenario: High-precision servo control with real-time EtherCAT fieldbus integration and onboard diagnostics.

IC Role / Device Role / Timing Role: STM32H745ZIT3 acts as main motion controller: M7 executes 10 kHz current loop via HRTIM PWM, M4 handles EtherCAT slave stack and safety monitoring.

Use Value: Dual-core isolation prevents communication stack jitter from affecting PWM timing accuracy; integrated CAN FD enables local actuator coordination.

Use Scenario: Low-power smart camera for defect detection in manufacturing line using TensorFlow Lite Micro.

IC Role / Device Role / Timing Role: Captures 640×480@30fps via DCMI, preprocesses with hardware JPEG decode, runs quantized CNN on M7 core with DMA2D-assisted feature map rescaling.

Use Value: Hardware JPEG offload cuts image decode latency by 8× vs software-only; TCM RAM ensures deterministic inference timing under variable lighting conditions.

Human-Machine Interface (HMI)

Energy Monitoring Gateway

Use Scenario: 7-inch capacitive touchscreen panel with animated GUI, local data logging, and Modbus TCP connectivity.

IC Role / Device Role / Timing Role: M7 drives LTDC display controller and DMA2D for smooth UI transitions; M4 manages Ethernet PHY, SD card logging, and RTOS scheduler.

Use Value: Chrom-ART acceleration enables 60 fps GUI rendering at 1024×600 resolution; 864 KB SRAM stores frame buffers and historical energy data.

Use Scenario: DIN-rail mounted gateway aggregating data from 32+ smart meters via RS-485 (Modbus RTU) and reporting via LTE/Wi-Fi.

IC Role / Device Role / Timing Role: M4 handles multi-port UART/RS-485 protocol translation and TLS encryption; M7 performs time-synchronized sampling of analog inputs (voltage/current sensors) via 3× ADCs.

Use Value: Simultaneous 3.6 MSPS ADC sampling across 36 channels enables sub-cycle power quality analysis; embedded SMPS supports wide-input 12–48 VDC industrial supply.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core high-performance microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32H755ZIT6	Same LQFP208 package, +512 KB flash (2.5 MB total), +64 KB SRAM (928 KB), adds cryptographic accelerators (AES-256, PKA, HASH) and secure boot ROM.	Better suited for secure firmware updates and TLS 1.3 endpoint authentication in IoT gateways.	Select when hardware root-of-trust, secure key storage, or encrypted OTA are mandatory - not drop-in due to different security boot flow.
NXP i.MX RT1176DVMAA	Arm Cortex-M7 @ 1 GHz + M4 @ 400 MHz, 2 MB SRAM (no flash), external QSPI boot, no integrated SMPS, requires external PMIC.	Higher raw M7 compute throughput but lacks on-chip analog peripherals (ADC/DAC/op-amp) and JPEG codec.	Choose for pure compute-intensive workloads (e.g., audio DSP) where external memory bandwidth outweighs analog integration needs.

Compared with STM32H755ZIT6, the STM32H745ZIT3 trades cryptographic acceleration for lower cost and identical analog/graphics IP; versus i.MX RT1176DVMAA, it delivers higher system-level integration (SMPS, JPEG, LTDC) at lower peak clock speed but superior mixed-signal capability for sensor-rich edge nodes.

Availability

STM32H745ZIT3 is available at Aetrix Electronics and suitable for industrial motor drives, edge AI vision terminals, HMI panels, and energy monitoring gateways requiring stable component supply across extended product lifecycles.

Supply support for STM32H745ZIT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with over 40 years of industrial-grade design heritage.

The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich peripheral integration, and energy efficiency - designed specifically for industrial automation, medical devices, and advanced human-machine interfaces.

FAQ

What is the maximum operating frequency of each core in the STM32H745ZIT3?

The Arm Cortex-M7 core operates up to 480 MHz with double-precision FPU and L1 cache (16 KB instruction + 16 KB data), delivering 1027 DMIPS. The Cortex-M4 core runs up to 240 MHz with single-precision FPU and ART Accelerator, achieving 300 DMIPS. Both frequencies are validated under full voltage scaling range 1 (1.26 V) per DS12923 Rev 3, Section 6.3.14.

Does the STM32H745ZIT3 support hardware JPEG encoding and decoding?

Yes - it integrates a dedicated hardware JPEG codec capable of encoding and decoding JPEG images up to 1080p resolution without CPU involvement. Performance is specified at ≤50 ms for 1920×1080 decode in the reference manual RM0433, Section 59, and requires no external memory bandwidth allocation for pixel data transfer.

How many analog-to-digital converters does the STM32H745ZIT3 include, and what are their key specs?

The device integrates three independent 16-bit ADCs supporting up to 36 input channels and combined sampling rates up to 3.6 MSPS. Each ADC features programmable resolution (up to 16-bit), hardware oversampling, and injected/conversion modes. Electrical characteristics - including INL ±1.5 LSB and SNR 83 dB - are specified in DS12923 Rev 3, Section 6.3.21.

What power supply configurations are supported by the integrated SMPS regulator?

The SMPS supports buck conversion from 2.7–5.5 V input to VCORE (0.6–1.2 V), with external components (inductor, capacitor, feedback resistors) defined in DS12923 Rev 3, Tables 16–17. It operates in forced PWM or automatic PFM/PWM mode, enables dynamic voltage scaling across six ranges, and maintains stability with 2.2 µF VCAP capacitors per DS12923 Section 6.3.3.

STM32H745ZIT3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 144-LQFP

Series:: STM32H7

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-M4/M7

Core Size:: 32-Bit Dual-Core

Speed:: 240MHz, 480MHz

Connectivity:: CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT

Number of I/O:: 97

Program Memory Size:: 2MB (2M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 1M x 8

Voltage - Supply (Vcc/Vdd):: 1.62V ~ 3.6V

Data Converters:: A/D 23x16b; D/A 2x12b

Oscillator Type:: Internal

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32H745ZIT3 FAQ

1.How can I place an order for STM32H745ZIT3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32H745ZIT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32H745ZIT3 reliable?

The price and inventory of STM32H745ZIT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H745ZIT3 is usually 5 days.

3.What payment methods are accepted for STM32H745ZIT3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H745ZIT3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32H745ZIT3?

STM32H745ZIT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32H745ZIT3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32H745ZIT3?

For technical support, including STM32H745ZIT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H745ZIT3 requirements.

6.How does Aetrix verify that STM32H745ZIT3 is sourced from the original manufacturer or authorized distributors?

All STM32H745ZIT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H745ZIT3 meets industry standards.

7.What is the process for return or replacement of STM32H745ZIT3?

All STM32H745ZIT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H745ZIT3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32H745ZIT3 part is unused and in its original packaging.

Return procedure for STM32H745ZIT3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…