STMicroelectronics STM32H747ZIY6TR
- Part No.:
- STM32H747ZIY6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 156-UFBGA, WLCSP
- Datasheet:
-
STM32H747ZIY6TR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 156WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,059
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H747ZIY6TR from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (480 MHz) + Cortex®-M4 (240 MHz) microcontroller with 2 MB flash, 1 MB RAM (192 KB TCM), and integrated SMPS regulator. It features DSI host, MIPI D-PHY, JPEG codec, and 168 GPIOs - deployed in industrial HMI, medical imaging front-ends, and real-time motor control systems requiring deterministic M7/M4 task partitioning.
For engineers reviewing the STM32H747ZIY6TR datasheet, STM32H747ZIY6TR pinout, STM32H747ZIY6TR application, or STM32H747ZIY6TR equivalent, key selection criteria include dual-core clock domain isolation, SMPS vs LDO supply configuration, DSI interface timing compliance, and TCM RAM allocation for time-critical ISR execution.
Technical Context
The device implements three independent power domains (D1/D2/D3) enabling selective clock gating and voltage scaling across CPU, peripherals, and reset/clock subsystems. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB and two AXI2-AHB bridges, supporting concurrent high-bandwidth data movement between cores and peripherals.
Dual-core operation is coordinated via shared memory with hardware semaphores and interrupt forwarding; the M7 core handles compute-intensive tasks (e.g., JPEG decode, FFT) while the M4 manages real-time I/O (CAN FD, SDMMC, USB OTG) with dedicated DMA controllers including MDMA, dual-port DMAs, and basic DMA with request routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual: Cortex-M7 @ 480 MHz (1027 DMIPS) + Cortex-M4 @ 240 MHz (300 DMIPS), each with FPU and MPU |
| Memory | 2 MB flash (read-while-write), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 864 KB SRAM, 4 KB backup SRAM |
| DSI Interface | MIPI DSI host with integrated D-PHY supporting XGA resolution displays; requires external 1.2 V analog supply for PHY |
| Power Management | Integrated SMPS step-down converter (1.0–1.35 V VCORE) + LDO; 6 voltage scaling ranges in Run/Stop modes |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS total), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), DFSDM with 8 channels |
| Communication | 2× CAN FD, 2× USB OTG (FS/HS), Ethernet MAC, SPDIFRX, 4× I2C, 4× USART/UART, 6× SPI, SDMMC ×2, HDMI-CEC |
| Package | UFBGA169 (7 × 7 mm, 0.5 mm pitch), 169 balls, ECOPACK2 compliant, thermal pad exposed on bottom |
Pinout & Package
UFBGA169 package with 0.5 mm ball pitch, 7 × 7 mm body, and exposed thermal pad. Pinout validated per STMicroelectronics DS12930 Rev 3, Section 5 (Pinout, pin description and alternate functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core power supply | 1.0–1.35 V input to SMPS/LDO; must be decoupled with 100 nF + 1 µF near VCORE pins |
| VSS | Digital ground | Reference for all digital I/O and core logic; separate plane recommended from analog ground |
| VCAP_1/2 | SMPS output filter | Connect 2.2 µF ceramic capacitors (X7R, 6.3 V) directly to SMPS output for stable VCORE regulation |
| PH0/PH1 | DSI clock/data lanes | MIPI D-PHY differential pairs; require 100 Ω differential impedance and length matching ≤5 mm |
| PA0 | Wake-up/EXTI line | Configurable as low-power wake-up source from Stop/Standby; supports event generation without CPU wake |
| NRST | Active-low reset | Asynchronous reset input; internal pull-up; minimum pulse width 20 ns for reliable assertion |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | M7 executes JPEG decode or FFT in <15 ms; M4 concurrently handles CAN FD frame scheduling and sensor fusion at 240 MHz |
| ART Accelerator | Eliminates flash wait states for M4 code execution - enables zero-wait-state 240 MHz operation from internal flash |
| Chrom-ART DMA2D accelerator | Offloads 2D graphics composition (alpha blending, image rotation) from CPU, reducing M7 load by ≥40% in GUI rendering |
| Hardware JPEG codec | Compresses/decompresses 640×480 RGB frames in <8 ms using dedicated engine - no CPU cycles consumed |
| High-resolution timer (HRTIM) | 2.1 ns resolution enables precise PWM dead-time insertion (±1 ns accuracy) for SiC/GaN gate drivers |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled display with real-time waveform overlay and multi-language UI rendering. IC Role / Device Role / Timing Role: M7 runs LVGL GUI framework and JPEG decompression; M4 manages touch controller I2C, UART debug, and RTC timestamping. Use Value: Dual-core isolation prevents UI jitter during diagnostic image decode; DSI drives 720p display at 60 Hz with <50 µs latency. | Use Scenario: Portable ultrasound probe with real-time beamforming and DICOM preview. IC Role / Device Role / Timing Role: M7 executes FPGA-coordinated beamforming math; M4 handles SDMMC storage, temperature monitoring, and battery charging control. Use Value: Hardware JPEG codec compresses 1280×720 B-mode frames to DICOM format in <12 ms; DFSDM filters ADC data from transducer array. |
| Automotive ADAS Camera Hub | Real-Time Motor Drive Controller |
Use Scenario: Multi-camera aggregation node feeding raw video to central ECU via Ethernet. IC Role / Device Role / Timing Role: DCMI captures 4 MP image; Ethernet MAC streams compressed JPEG over 100BASE-TX; CAN FD relays vehicle speed/torque. Use Value: Dual DMA controllers enable simultaneous DCMI capture and Ethernet transmit without CPU intervention; SMPS reduces thermal load in confined housing. | Use Scenario: Servo drive with field-oriented control (FOC), position feedback, and safety monitoring. IC Role / Device Role / Timing Role: HRTIM generates synchronized 20 kHz 3-phase PWM; op-amps condition current sense; comparators trigger fast overcurrent shutdown. Use Value: 2.1 ns HRTIM resolution achieves <100 ns dead-time control for SiC inverters; TCM RAM stores FOC lookup tables with zero cache miss penalty. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm Cortex-M7/M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H757IIK6 | Same dual-core architecture but LQFP208 package (28×28 mm); no DSI; adds Octo-SPI and crypto accelerator | Better suited for PCBs requiring through-hole assembly or space for external QSPI flash; lacks display interface | Select when display output is unnecessary and cryptographic acceleration (AES-GCM, SHA-256) is required for secure boot |
| STM32H743VIT6 | LQFP176 package (24×24 mm); no SMPS; uses LDO only; missing DSI, JPEG codec, and Chrom-ART | Lower BOM cost where display/video is absent; reduced thermal design complexity without SMPS | Choose for cost-sensitive motor control or industrial gateway designs without graphical UI or high-res imaging |
Compared with STM32H747ZIY6TR, the STM32H757IIK6 trades DSI/JPEG for Octo-SPI/crypto - ideal for secure firmware updates; the STM32H743VIT6 sacrifices display/video acceleration and SMPS efficiency for simpler power design and lower footprint cost.
Availability
STM32H747ZIY6TR is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, automotive camera hubs, and real-time motor control systems requiring stable component supply across extended production lifecycles.
Supply support for STM32H747ZIY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong European manufacturing and R&D infrastructure.
The STM32H7 series targets high-performance embedded applications demanding real-time determinism, rich multimedia capability, and energy efficiency - particularly in human-machine interfaces, industrial automation, and edge AI preprocessing.
FAQ
What is the maximum operating frequency of each core in the STM32H747ZIY6TR?
The Cortex-M7 core operates up to 480 MHz with double-precision FPU and L1 cache (16 KB instruction + 16 KB data), delivering 1027 DMIPS. The Cortex-M4 core runs up to 240 MHz with single-precision FPU and ART Accelerator, achieving 300 DMIPS. Both frequencies are achievable simultaneously under SMPS-supplied VCORE at 1.35 V with full voltage scaling enabled.
Does the STM32H747ZIY6TR support hardware JPEG encoding and decoding?
Yes - it integrates a dedicated hardware JPEG codec capable of encoding and decoding JPEG images up to 4096×4096 pixels. Encoding a 640×480 RGB24 frame takes <8 ms; decoding the same frame requires <6 ms. The engine operates independently of both CPU cores and uses its own DMA channel to access memory.
How does the SMPS regulator function in the STM32H747ZIY6TR?
The integrated SMPS step-down converter supplies VCORE (1.0–1.35 V) directly from VDD (1.62–3.6 V). It supports six voltage scaling ranges and dynamic switching between SMPS and LDO modes. External components include two 2.2 µF VCAP capacitors and optional external compensation network for stability across load transients up to 200 mA.
What display interfaces are supported by the STM32H747ZIY6TR?
The device supports MIPI DSI host with integrated D-PHY (up to 500 Mbps/lane), LCD-TFT controller (XGA resolution), and Chrom-ART DMA2D accelerator. It drives displays via 1/2/3/4-lane DSI configurations with programmable lane swap and automatic LP-to-HS transition. No external level shifters are needed for DSI signaling.
STM32H747ZIY6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 156-UFBGA, WLCSP
- Series:
- STM32H7
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz, 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 23x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H747ZIY6TR FAQ
1.How can I place an order for STM32H747ZIY6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H747ZIY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H747ZIY6TR reliable?
The price and inventory of STM32H747ZIY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H747ZIY6TR is usually 5 days.
3.What payment methods are accepted for STM32H747ZIY6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H747ZIY6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H747ZIY6TR?
STM32H747ZIY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H747ZIY6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H747ZIY6TR?
For technical support, including STM32H747ZIY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H747ZIY6TR requirements.
6.How does Aetrix verify that STM32H747ZIY6TR is sourced from the original manufacturer or authorized distributors?
All STM32H747ZIY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H747ZIY6TR meets industry standards.
7.What is the process for return or replacement of STM32H747ZIY6TR?
All STM32H747ZIY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H747ZIY6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H747ZIY6TR part is unused and in its original packaging.
Return procedure for STM32H747ZIY6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H747ZIY6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
