STMicroelectronics STM32H750VBT6
- Part No.:
- STM32H750VBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H750VBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,553
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H750VBT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 128 Kbytes of flash, 1 Mbyte of RAM (including 192 Kbytes TCM), and integrated cryptographic acceleration (AES-256, HASH, RNG). It supports dual-domain power management (D1/D2/D3), includes three PLLs with fractional mode, and targets high-performance industrial control and real-time edge processing applications.
For engineers reviewing the STM32H750VBT6 datasheet, STM32H750VBT6 pinout, STM32H750VBT6 application, or STM32H750VBT6 equivalent, key selection considerations include its 480 MHz CPU frequency, 1 Mbyte RAM architecture (ITCM/DTCM/backup SRAM), dual CAN FD interfaces, hardware JPEG codec, and LQFP100 package with 86 I/Os - all critical for deterministic real-time systems requiring secure firmware updates and low-latency analog acquisition.
Technical Context
The STM32H750VBT6 implements a dual-bus matrix architecture (1 AXI + 2 AHB) with five AHB2-APB bridges and two AXI2-AHB bridges, enabling concurrent high-bandwidth peripheral access. Its memory subsystem integrates 16 Kbytes instruction and 16 Kbytes data L1 cache, plus configurable voltage scaling across six ranges in Run/Stop modes.
It features three independent PLLs: one system clock PLL (up to 480 MHz), and two kernel-clock PLLs supporting asynchronous peripheral clocking - essential for isolating USB HS, Ethernet, and audio timing domains. The interconnect matrix and four DMA controllers (including MDMA with linked-list support) offload CPU-intensive data movement from ADC, SDMMC, and Quad-SPI peripherals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 1027 DMIPS, and L1 cache (16 KB I-cache + 16 KB D-cache) |
| Memory | 128 KB flash + 1 MB RAM: 64 KB ITCM + 128 KB DTCM + 864 KB user SRAM + 4 KB backup SRAM |
| Clock System | 3× PLLs (fractional mode), 4–48 MHz HSE, 32.768 kHz LSE, 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 6× SPI, 4× USART/UART, 1× LPUART, 4× I²C, 2× CAN FD, 2× USB OTG (FS + HS/FS), Ethernet MAC, SPDIFRX, SWPMI |
| Security & Crypto | AES-128/192/256, TDES, SHA-1/SHA-2, HMAC, TRNG, ROP/PC-ROP, active tamper detection, secure firmware upgrade |
| Power Management | 3 independent power domains (D1/D2/D3), 6 voltage scaling ranges, 2.95 µA Standby (RTC/LSE ON, Backup SRAM OFF) |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 86 user I/Os, 5 dedicated power/ground pins per domain (VDD/VSS), VCAP capacitor pads for core regulator stabilization, and dedicated JTAG/SWD debug pins (SWCLK, SWDIO, NRST, SWO).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power supply / ground | Isolated 1.62–3.6 V domain for ADC/DAC/OPAMP reference stability; requires separate filtering from digital VDD |
| VCAP_1 / VCAP_2 | Core regulator decoupling | Two external 2.2 µF ceramic capacitors stabilizing internal LDO output for Cortex-M7 core voltage (1.2 V nominal) |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts 100 ns minimum pulse width; drives system-wide reset sequence |
| BOOT0 | Boot mode selection | High at power-on enables system memory bootloader; controlled via external pull-up/pull-down for field firmware recovery |
| PA13 / PA14 | SWD debug interface | Serial Wire Debug clock (SWCLK) and bidirectional data (SWDIO); supports full-speed debugging and trace via 4 KB ETB |
Key Features
| Feature | Design Value |
|---|---|
| Hardware JPEG Codec | Accelerates encode/decode of JPEG images up to QVGA resolution without CPU intervention, reducing frame latency in vision-based HMI |
| Chrom-ART Accelerator (DMA2D) | Offloads 2D graphics operations (copy, blend, fill) from CPU, enabling smooth GUI rendering on TFT-LCDs up to XGA resolution |
| High-Resolution Timer (HRTIM1) | 2.1 ns timing resolution with dead-time insertion and fault protection - suitable for digital power supplies and motor phase control |
| Dual CAN FD Interfaces | Supports data rates up to 5 Mbps with flexible payload length (up to 64 bytes), enabling deterministic communication in automotive body control modules |
| DFSDM with 8 Channels | Digital filter for sigma-delta modulators enables direct connection to high-resolution current/voltage sensors in precision motor drives |
Applications
| Industrial PLC Controller | Medical Imaging Edge Node |
|---|---|
Use Scenario: Real-time motion control and I/O scanning in compact programmable logic controllers with EtherCAT or CANopen fieldbus. IC Role / Device Role / Timing Role: Primary application processor executing cyclic tasks, managing dual CAN FD for distributed I/O, and running deterministic RTOS with sub-microsecond timer jitter. Use Value: 480 MHz Cortex-M7 + 192 KB TCM RAM ensures hard real-time loop execution (<10 µs jitter), while hardware crypto secures firmware updates over industrial networks. | Use Scenario: Portable ultrasound or endoscopic imaging device performing on-device image preprocessing before wireless transmission. IC Role / Device Role / Timing Role: Image acquisition controller interfacing with 14-bit camera sensor (DCMI), compressing frames via hardware JPEG engine, and encrypting data before BLE/Wi-Fi upload. Use Value: Dual 16-bit ADCs (3.6 MSPS) capture analog RF signals; DFSDM filters sigma-delta outputs from MEMS transducers; JPEG codec reduces bandwidth by 8× without CPU load. |
| Secure Smart Gateway | High-Fidelity Audio Processing Unit |
Use Scenario: Industrial gateway aggregating Modbus, CAN, and MQTT traffic with TLS-secured cloud uplink and local OTA update capability. IC Role / Device Role / Timing Role: Secure network hub implementing TLS 1.2 handshake acceleration, AES-GCM encryption, and trusted boot verification before loading application firmware. Use Value: Hardware TRNG seeds cryptographically secure keys; ROP/PC-ROP prevents code injection; secure access mode isolates sensitive key storage from application code. | Use Scenario: Pro-audio mixer or DSP amplifier requiring low-latency audio routing, sample-rate conversion, and real-time effects processing. IC Role / Device Role / Timing Role: Audio subsystem controller managing SPDIFRX input, I²S output to DACs, and SAI interfaces for multi-channel streaming with synchronized clocks. Use Value: Three independent PLLs generate precise audio clocks (e.g., 44.1/48/96 kHz); 2× op-amps condition analog line-in; 12-bit DACs drive headphone amplifiers with <1 µs settling time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | 512 KB flash (vs. 128 KB), no hardware JPEG codec, identical pinout and peripheral set in LQFP100 | Better suited for complex GUI or large firmware images; lacks JPEG acceleration for vision edge nodes | Select when firmware size exceeds 128 KB or when JPEG offload is unnecessary; retains full compatibility for migration paths |
| STM32H753VIT6 | 2 MB flash, 1 MB RAM, same CPU/peripherals, adds OCTOSPI interface (replaces Quad-SPI), identical LQFP100 footprint | Enables larger code/data storage and faster external memory access (up to 133 MHz OCTOSPI vs. 80 MHz Quad-SPI) | Choose for applications requiring >128 KB flash or higher-bandwidth external memory (e.g., OTA update staging, firmware rollback partitions) |
Compared with STM32H750VBT6, the STM32H743VIT6 trades JPEG acceleration for larger flash capacity, while the STM32H753VIT6 extends memory bandwidth and density - both maintain identical power architecture, timer precision, and security features, making them drop-in upgrades where flash or external memory speed becomes limiting.
Availability
STM32H750VBT6 is available at Aetrix Electronics and suitable for industrial PLCs, medical imaging edge nodes, secure smart gateways, and high-fidelity audio processing units requiring stable component supply across long-lifecycle deployments.
Supply support for STM32H750VBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong focus on industrial and embedded markets.
The STM32H7 series targets high-end real-time applications demanding both computational throughput and deterministic peripheral response - designed for industrial automation, medical devices, and secure IoT endpoints where safety, performance, and longevity are critical.
FAQ
What is the maximum operating frequency of the STM32H750VBT6 CPU core?
The STM32H750VBT6 features an Arm Cortex-M7 core rated for up to 480 MHz operation under specified voltage and temperature conditions. This frequency is achieved using the main PLL with fractional mode and requires proper VCAP decoupling and thermal management. Dhrystone benchmark yields 1027 DMIPS at this speed, confirming sustained high-throughput execution capability.
Does the STM32H750VBT6 support hardware-accelerated JPEG encoding and decoding?
Yes, the STM32H750VBT6 integrates a dedicated hardware JPEG codec capable of real-time encoding and decoding of JPEG images up to QVGA resolution. It operates independently of the CPU, uses DMA for pixel data transfer, and supports YUV422 and RGB565 formats - confirmed in Section 3.26 of the DS12556 datasheet.
How many independent power domains does the STM32H750VBT6 implement, and what are their roles?
The STM32H750VBT6 implements three independent power domains: D1 (high-performance computing domain), D2 (communication and timer peripherals), and D3 (reset/clock/power management). Each can be clock-gated or powered down individually, enabling fine-grained power optimization - for example, keeping D3 active for RTC while shutting down D1/D2 in Standby mode.
What are the key differences between the STM32H750VBT6 and STM32H743VIT6 in LQFP100 packages?
The STM32H750VBT6 has 128 KB flash and includes hardware JPEG codec; the STM32H743VIT6 offers 512 KB flash but omits JPEG acceleration. Both share identical LQFP100 pinout, 1 MB RAM, Cortex-M7 core, and peripheral sets. The H743 supports larger firmware images and complex GUI stacks, while the H750 prioritizes vision-edge acceleration within tighter memory constraints.
STM32H750VBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H750VBT6 FAQ
1.How can I place an order for STM32H750VBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H750VBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H750VBT6 reliable?
The price and inventory of STM32H750VBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H750VBT6 is usually 5 days.
3.What payment methods are accepted for STM32H750VBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H750VBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H750VBT6?
STM32H750VBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H750VBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H750VBT6?
For technical support, including STM32H750VBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H750VBT6 requirements.
6.How does Aetrix verify that STM32H750VBT6 is sourced from the original manufacturer or authorized distributors?
All STM32H750VBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H750VBT6 meets industry standards.
7.What is the process for return or replacement of STM32H750VBT6?
All STM32H750VBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H750VBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H750VBT6 part is unused and in its original packaging.
Return procedure for STM32H750VBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H750VBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

