STMicroelectronics STM32H750ZBT6
- Part No.:
- STM32H750ZBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H750ZBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:303
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H750ZBT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 128 Kbytes of flash, 1 Mbyte of RAM (including 192 Kbytes TCM), and integrated cryptographic acceleration (AES-256, SHA-2, RNG). It delivers 1027 DMIPS and supports dual-domain power management (D1/D2/D3) for high-performance real-time control in industrial motor drives.
For engineers reviewing the STM32H750ZBT6 datasheet, STM32H750ZBT6 pinout, STM32H750ZBT6 application, or STM32H750ZBT6 equivalent, key selection criteria include its 144-pin LQFP package, 480 MHz CPU frequency with double-precision FPU, 3× PLLs with fractional mode, 3× ADCs (16-bit, 3.6 MSPS), and dual CAN FD interfaces - all critical for deterministic embedded control and secure connectivity.
Technical Context
The STM32H750ZBT6 implements a tightly coupled memory architecture with separate ITCM (64 KB) and DTCM (128 KB) for zero-wait-state execution of time-critical code, alongside 864 KB user SRAM and 4 KB backup SRAM. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB bridges, enabling concurrent peripheral access without CPU contention.
It integrates three independent PLLs: one system PLL (up to 480 MHz), plus two kernel PLLs supporting independent clock domains for peripherals including USB OTG HS/FS, Ethernet MAC, and SPDIFRX - each configurable via fractional-N synthesis for jitter-sensitive timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 16 KB I-cache + 16 KB D-cache, 1027 DMIPS |
| Memory | 128 KB flash + 1 MB RAM (64 KB ITCM + 128 KB DTCM + 864 KB SRAM + 4 KB backup SRAM) |
| Analog Peripherals | 3× 16-bit ADCs (36 channels, 3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× comparators |
| Communication | 2× CAN FD, 4× USART/UART/LPUART, 6× SPI (incl. Quad-SPI), 4× I²C, 2× SDIO, USB OTG HS/FS, Ethernet MAC |
| Security | AES-128/192/256, HASH (SHA-1/SHA-2), HMAC, TRNG, ROP/PC-ROP, active tamper detection |
| Power Management | 3 independent power domains (D1/D2/D3), 6 voltage scaling ranges, 2.95 µA Standby (RTC/LSE ON, Backup SRAM OFF) |
| Package | LQFP144 (20 × 20 mm), 0.5 mm pitch, ECOPACK2-compliant, Pb-free, RoHS compliant |
Pinout & Package
LQFP144 package with 20 × 20 mm body, 0.5 mm lead pitch, and exposed thermal pad (EP). Pin count: 144 leads. Compatible with standard reflow profiles per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core & I/O supply / Ground | Dual-supply domain: VDD (1.62–3.6 V) powers digital logic; dedicated VDDA (1.62–3.6 V) for analog peripherals |
| VCAP1/VCAP2 | Internal LDO decoupling | Two 2.2 µF external capacitors stabilize internal 1.2 V core regulator; mandatory for reliable 480 MHz operation |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.62–3.6 V logic; triggers full system reset including debug and power domains |
| BOOT0 | Boot mode selection | High at power-up enables system memory boot (for DFU); low selects main flash; sampled only during reset assertion |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWDIO/SWCLK) pins; support trace via 4 KB ETB; no JTAG pins required for basic debug |
| PD0/PD1 | Oscillator input/output | HSE crystal connection (4–48 MHz); supports bypass mode; essential for precise clocking of USB/Ethernet/ADC subsystems |
Key Features
| Feature | Design Value |
|---|---|
| Chrom-ART Accelerator (DMA2D) | Hardware raster operation engine offloads CPU for GUI rendering; supports ARGB8888 blending and image format conversion |
| Hardware JPEG Codec | Full encode/decode acceleration up to 1080p@30fps; reduces CPU load by >90% vs software JPEG in vision applications |
| High-Resolution Timer (HRTIM1) | 2.1 ns resolution, 6-channel complementary PWM with dead-time insertion - enables <100 ns timing precision for digital power control |
| Dual-domain power gating | Independent clock gating and power switching for D1 (CPU), D2 (peripherals), D3 (reset/control) - enables selective wake-up and ultra-low-power sensor node operation |
| Flexible external memory controller | Supports SDRAM, PSRAM, NOR, NAND (8/16-bit) at up to 133 MHz sync mode - enables direct attachment of display frame buffers or large data buffers |
Applications
| Industrial Motor Control | Secure Edge Gateway |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in PLC-based automation systems. IC Role / Device Role / Timing Role: Real-time computation engine executing FOC loops at 20 kHz using DTCM-resident code and HRTIM1 for sub-100 ns PWM timing. Use Value: 480 MHz M7 core + 2.1 ns HRTIM enables <5 µs current loop latency; dual CAN FD supports distributed drive networks with time-synchronized torque commands. | Use Scenario: Secure protocol translation between Modbus RTU field devices and cloud MQTT endpoints in IIoT gateways. IC Role / Device Role / Timing Role: Dual-role processor: application layer (TLS 1.2 crypto via CRYP/HASH) and real-time protocol stack (CAN FD + Ethernet MAC). Use Value: AES-256 + SHA-2 hardware acceleration achieves 20 Mbps TLS throughput; integrated Ethernet + dual CAN FD eliminates external bridge ICs. |
| Medical Imaging Subsystem | Advanced Human-Machine Interface |
Use Scenario: Ultrasound beamforming front-end with multi-channel ADC sampling and real-time FIR filtering. IC Role / Device Role / Timing Role: High-speed data acquisition hub: 3× ADCs sample at 3.6 MSPS, DFSDM processes sigma-delta streams, DMA2D renders UI overlays. Use Value: Simultaneous 36-channel ADC capture + hardware JPEG compression enables real-time B-mode image generation without external FPGA. | Use Scenario: Touch-enabled medical display panel with anti-glare TFT-LCD and capacitive touch controller interface. IC Role / Device Role / Timing Role: Graphics co-processor: LTDC drives XGA (1024×768) display; Chrom-ART accelerates GUI compositing; I²C controls touch IC. Use Value: Hardware-accelerated 2D graphics reduces CPU load to <15% during animation; integrated LCD-TFT controller eliminates external timing generator. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743ZIT6 | 512 KB flash (vs 128 KB), same 1 Mbyte RAM, identical pinout and peripheral set | Requires larger firmware footprint; suitable when bootloader + application + OTA update storage needed | Select when firmware size exceeds 128 KB or dual-bank flash updates are mandatory |
| STM32H753ZIT6 | Same 128 KB flash but adds TFM-secured boot and enhanced tamper response (vs basic ROP/PC-ROP) | Meets PSA Level 2 and IEC 62443-3-3 requirements; required for certified secure boot in regulated medical devices | Select when formal security certification (e.g., UL 2900, IEC 62304) is mandated |
Compared with STM32H743ZIT6, the STM32H750ZBT6 trades flash capacity for lower cost and smaller die size while retaining identical real-time performance and peripheral bandwidth; versus STM32H753ZIT6, it omits PSA-certified secure boot but maintains full cryptographic acceleration and tamper detection for non-certified secure applications.
Availability
STM32H750ZBT6 is available at Aetrix Electronics and suitable for industrial motor control, secure edge gateways, medical imaging subsystems, and advanced HMI requiring stable component supply across long-lifecycle deployments.
Supply support for STM32H750ZBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, cryptographic security, and rich peripheral integration - specifically engineered for industrial automation, medical equipment, and next-generation human-machine interfaces.
FAQ
What is the maximum operating frequency of the STM32H750ZBT6, and how is it achieved?
The STM32H750ZBT6 operates at up to 480 MHz using its Arm Cortex-M7 core with double-precision FPU and L1 cache (16 KB instruction + 16 KB data). This frequency is sustained via three independent PLLs - one system PLL with fractional-N synthesis - and requires proper decoupling with two 2.2 µF VCAP capacitors to stabilize the internal LDO regulator feeding the 1.2 V core rail.
Does the STM32H750ZBT6 support external SDRAM, and what interface is used?
Yes, the STM32H750ZBT6 supports external SDRAM through its Flexible Memory Controller (FMC), which provides a 32-bit data bus and supports SDRAM/LPSDR SDRAM in burst mode. The FMC operates in synchronous mode up to 133 MHz and includes dedicated control signals (RAS/CAS/WE) and bank addressing - enabling direct attachment of up to 256 MB SDRAM for frame buffers or large data caches.
How does the power domain architecture improve system-level energy efficiency?
The STM32H750ZBT6 features three independent power domains (D1, D2, D3) that can be clock-gated or powered down individually. D1 hosts the CPU and TCM RAM; D2 manages communication peripherals and timers; D3 handles reset/clock/power control. This allows selective activation - e.g., keeping D3 and D2 active for CAN FD wakeup while D1 remains in Stop mode - achieving 2.95 µA Standby current with RTC and LSE running.
Can the STM32H750ZBT6 execute cryptographic operations without CPU intervention?
Yes, the STM32H750ZBT6 includes dedicated hardware accelerators for AES-128/192/256 encryption/decryption, HASH (MD5/SHA-1/SHA-2), HMAC, and True Random Number Generation (TRNG). These operate independently via DMA-triggered command queues, enabling full TLS 1.2 handshake processing at 20 Mbps while the CPU executes application code - verified in ST's X-CUBE-CRYPTOLIB reference implementation.
STM32H750ZBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 28x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H750ZBT6 FAQ
1.How can I place an order for STM32H750ZBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H750ZBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H750ZBT6 reliable?
The price and inventory of STM32H750ZBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H750ZBT6 is usually 5 days.
3.What payment methods are accepted for STM32H750ZBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H750ZBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H750ZBT6?
STM32H750ZBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H750ZBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H750ZBT6?
For technical support, including STM32H750ZBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H750ZBT6 requirements.
6.How does Aetrix verify that STM32H750ZBT6 is sourced from the original manufacturer or authorized distributors?
All STM32H750ZBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H750ZBT6 meets industry standards.
7.What is the process for return or replacement of STM32H750ZBT6?
All STM32H750ZBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H750ZBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H750ZBT6 part is unused and in its original packaging.
Return procedure for STM32H750ZBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H750ZBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

