STMicroelectronics STM32H753XIH6
- Part No.:
- STM32H753XIH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 265-TFBGA
- Datasheet:
-
STM32H753XIH6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,660
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H753XIH6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 480 MHz, featuring 2 MB flash, 1 MB RAM (including 192 KB TCM), dual CAN FD interfaces, hardware JPEG codec, and cryptographic acceleration (AES-256, SHA-2, RNG). It serves as a high-performance application processor in industrial HMI, motor control gateways, and secure edge nodes requiring real-time determinism and rich peripheral integration.
For engineers reviewing the STM32H753XIH6 datasheet, STM32H753XIH6 pinout, STM32H753XIH6 application, or STM32H753XIH6 equivalent, key selection criteria include its triple-domain power architecture (D1/D2/D3), 16-bit ADCs with 3.6 MSPS, HDMI-CEC and SPDIFRX support, and UFBGA169 package compatibility with high-density PCB layouts.
Technical Context
The STM32H753XIH6 implements a split-power-domain architecture with independent D1 (Cortex-M7 core + AXI bus), D2 (peripherals + AHB), and D3 (reset/clock/PMU) domains, enabling granular clock gating and voltage scaling across six configurable ranges. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB and two AXI2-AHB bridges for deterministic low-latency peripheral access.
It integrates three PLLs - one system PLL with fractional-N capability for precise clock synthesis, plus two kernel PLLs supporting independent clock trees for USB/Ethernet, audio, and ADC subsystems - enabling simultaneous high-speed operation of multiple timing-critical peripherals without jitter coupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 480 MHz with double-precision FPU, 16 KB I-cache + 16 KB D-cache, 1027 DMIPS performance |
| Memory | 2 MB flash (read-while-write), 1 MB RAM: 192 KB TCM (64 KB ITCM + 128 KB DTCM), 864 KB SRAM, 4 KB backup SRAM |
| Analog Peripherals | 3× 16-bit ADCs (36 channels, 3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators |
| Communication | 2× CAN FD, 4× USART/UART/LPUART, 6× SPI (incl. Quad-SPI @ 133 MHz), 4× I²C FM+, Ethernet MAC, USB OTG HS/FS, SPDIFRX, SWPMI |
| Security & Crypto | AES-128/192/256, TDES, HASH (MD5/SHA-1/SHA-2), HMAC, true RNG, ROP/PC-ROP, active tamper detection, secure firmware upgrade |
| Package & Pin Count | UFBGA169 (7 × 7 mm, 0.8 mm pitch), 168 GPIOs with interrupt capability, ECOPACK2-compliant |
| Power Management | Three independent power domains (D1/D2/D3), 1.62–3.6 V supply, 2.95 µA standby current (RTC/LSE on, backup SRAM off) |
Pinout & Package
UFBGA169 (7 × 7 mm, 0.8 mm pitch) package with 169 solder balls, including dedicated VCAP pins for core regulator stability, dual VDD/VSS power/ground pairs per quadrant, and ball-mapped I/O banks aligned to D1/D2/D3 domain boundaries for optimal signal integrity and thermal distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power supply / ground | Isolated analog domain supply (1.62–3.6 V) for ADC/DAC/OPAMP reference stability; requires local decoupling |
| VCAP_1 / VCAP_2 | Core regulator bypass | Connect 2.2 µF ceramic capacitors to stabilize internal LDO output for Cortex-M7 core voltage (1.2 V nominal) |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC assertion |
| BOOT0 | Boot mode selection | High at power-up enables system memory bootloader; controlled via external resistor or MCU GPIO during development |
| PA13 / PA14 | SWD debug interface | Standard Serial Wire Debug (SWDIO/SWCLK) pins; support JTAG via PA15 if enabled in option bytes |
| PD0 / PD1 | OSC_IN / OSC_OUT | External crystal oscillator inputs for HSE (4–48 MHz); require matched load capacitors per crystal spec |
Key Features
| Feature | Design Value |
|---|---|
| Dual-domain power architecture | Independent D1/D2/D3 domains enable selective shutdown of non-active subsystems while preserving RTC/backup SRAM state |
| Chrom-ART Accelerator (DMA2D) | Hardware bitmap blending and image format conversion offloads CPU in GUI rendering, reducing frame buffer latency by >60% |
| Flexible memory controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND flash, and SRAM with programmable timing registers for legacy memory interoperability |
| High-resolution timer (HRTIM1) | 2.1 ns resolution with dead-time insertion and fault protection ideal for digital power supply control and motor phase alignment |
| LCD-TFT controller (LTDC) | Up to XGA (1024×768) display support with alpha blending, layer composition, and RGB/YUV pixel format conversion |
Applications
| Industrial Motor Control Gateway | Secure Edge AI Vision Node |
|---|---|
Use Scenario: Centralized gateway managing multi-axis servo drives, fieldbus communication (CAN FD), and safety monitoring in CNC machinery. IC Role / Device Role / Timing Role: Real-time master controller executing motion profiles, synchronizing encoder feedback via DCMI and timers, and securing firmware updates over encrypted CAN FD. Use Value: Dual CAN FD controllers with time-triggered capability ensure deterministic command delivery; HRTIM1 enables <50 ns PWM dead-time control for IGBT gate drivers. | Use Scenario: On-device inference node capturing 80 MHz camera data, running lightweight CNN models, and transmitting alerts via Ethernet/USB. IC Role / Device Role / Timing Role: Vision processing hub with DCMI interface, hardware JPEG encode/decode, and DMA2D-accelerated preprocessing before neural network execution. Use Value: 8–14-bit DCMI supports MIPI CSI-2 bridge chips; JPEG codec reduces bandwidth to host by 4×; 1 MB RAM accommodates model weights + frame buffers. |
| Human-Machine Interface (HMI) Terminal | Medical Diagnostic Data Logger |
Use Scenario: Touch-enabled medical display with waveform rendering, patient data overlay, and USB mass storage export. IC Role / Device Role / Timing Role: Graphics engine driving TFT-LCD via LTDC, managing touch controller I²C, and handling USB OTG device-mode file transfers. Use Value: Chrom-ART DMA2D enables smooth alpha-blended UI layers; USB OTG HS supports >30 MB/s log export; 16-bit ADC monitors front-panel potentiometers. | Use Scenario: Portable ECG/EEG recorder acquiring analog biosignals, performing real-time filtering, and storing encrypted waveforms to SD card. IC Role / Device Role / Timing Role: Analog front-end aggregator with 3× 16-bit ADCs, DFSDM sigma-delta filtering, AES-256 encryption, and SDMMC host interface. Use Value: Simultaneous sampling across 36 ADC channels captures multi-lead signals; DFSDM provides 24-bit effective resolution; backup domain retains RTC/timestamp during battery swap. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same core/peripherals but 1 MB flash, 1 MB RAM, LQFP100 package (100 pins), no HDMI-CEC or SPDIFRX | Suitable for cost-sensitive motor control where full 2 MB flash and audio interfaces are unnecessary | Select when board space allows LQFP100 and cryptographic requirements are limited to AES-128 |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 + M4 dual-core, 1 MB SRAM, no integrated flash, different security subsystem (EdgeLock SE050) | Better for asymmetric multiprocessing (M7 for control, M4 for comms), but requires external QSPI flash and lacks analog integration | Choose when needing dual-core deterministic partitioning and external memory scalability outweighs on-chip flash convenience |
Compared with STM32H743VIT6, the STM32H753XIH6 adds 1 MB flash, SPDIFRX, HDMI-CEC, and enhanced crypto; versus i.MX RT1176DVMAA, it offers higher analog integration and self-contained flash but less raw dual-core flexibility.
Availability
STM32H753XIH6 is available at Aetrix Electronics and suitable for industrial motor control gateways, secure edge AI vision nodes, and medical diagnostic data loggers requiring stable component supply across long-lifecycle production programs.
Supply support for STM32H753XIH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong emphasis on industrial and embedded reliability.
The STM32H7 series targets high-end real-time applications demanding both computational throughput and peripheral richness - designed for deterministic control, advanced graphics, and hardware-accelerated security in resource-constrained edge systems.
FAQ
What is the maximum operating frequency of the STM32H753XIH6's Cortex-M7 core?
The STM32H753XIH6 operates its Arm Cortex-M7 core at up to 480 MHz, achieving 1027 DMIPS and 2.14 DMIPS/MHz (Dhrystone 2.1). This frequency is sustained under full voltage scaling range 0 (VOS0) with proper thermal management and stable 1.2 V core supply derived from the internal LDO regulated by VCAP capacitors.
Does the STM32H753XIH6 support external SDRAM, and what interface is used?
Yes, the STM32H753XIH6 supports external SDRAM up to 256 MB via its Flexible Memory Controller (FMC), which provides a 32-bit data bus and programmable timing registers. It also supports LPDDR/DDR SDRAM in synchronous mode up to 100 MHz, with dedicated control signals including RAS/CAS, bank address, and row/column address multiplexing.
How many independent power domains does the STM32H753XIH6 feature, and what do they control?
The STM32H753XIH6 features three independent power domains: D1 manages the Cortex-M7 core, AXI bus, and high-performance peripherals; D2 controls communication interfaces (USB, Ethernet, CAN), timers, and DMA controllers; D3 handles reset, clock control, and power management logic - each domain supports independent clock gating and voltage scaling.
Can the STM32H753XIH6 execute cryptographic operations without CPU intervention?
Yes, the STM32H753XIH6 includes dedicated hardware accelerators for AES-128/192/256, TDES, HASH (MD5/SHA-1/SHA-2), HMAC, and true random number generation. These operate independently via DMA-triggered engines, allowing background encryption of large data blocks while the CPU executes application code or enters low-power modes.
STM32H753XIH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 265-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H753XIH6 FAQ
1.How can I place an order for STM32H753XIH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H753XIH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H753XIH6 reliable?
The price and inventory of STM32H753XIH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H753XIH6 is usually 5 days.
3.What payment methods are accepted for STM32H753XIH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H753XIH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H753XIH6?
STM32H753XIH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H753XIH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H753XIH6?
For technical support, including STM32H753XIH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H753XIH6 requirements.
6.How does Aetrix verify that STM32H753XIH6 is sourced from the original manufacturer or authorized distributors?
All STM32H753XIH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H753XIH6 meets industry standards.
7.What is the process for return or replacement of STM32H753XIH6?
All STM32H753XIH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H753XIH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H753XIH6 part is unused and in its original packaging.
Return procedure for STM32H753XIH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H753XIH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

