STMicroelectronics STM32H755BIT3
- Part No.:
- STM32H755BIT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 208-LQFP
- Datasheet:
-
STM32H755BIT3.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 208LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,421
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H755BIT3 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (480 MHz) and Cortex®-M4 (240 MHz) microcontroller with 2 MB flash, 1 MB RAM (including 192 KB TCM), integrated SMPS regulator, hardware JPEG codec, and cryptographic accelerators (AES-256, SHA-2, RNG). It targets high-performance embedded applications requiring real-time processing, secure firmware updates, and rich peripheral integration - such as industrial HMI, motor control gateways, and edge AI inference nodes.
For engineers reviewing the STM32H755BIT3 datasheet, STM32H755BIT3 pinout, STM32H755BIT3 application, or STM32H755BIT3 equivalent, key selection considerations include dual-core asymmetric execution capability, voltage scaling across six power ranges, 240-pin TFBGA package pin mapping, and support for CAN FD + TT-CAN in safety-critical automotive gateway designs.
Technical Context
The device implements three independent power domains (D1/D2/D3) enabling selective clock gating and domain shutdown - D1 hosts the M7 core and high-speed peripherals, D2 manages communication interfaces and timers, and D3 handles reset/clock/power control. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB and two AXI2-AHB bridges to decouple bandwidth contention between CPU, DMA, and peripherals.
Dual-core operation is coordinated via shared memory, mailbox, and semaphore mechanisms; the M7 executes time-critical tasks with L1 cache (16 KB I-cache + 16 KB D-cache), while the M4 handles communication stacks and sensor fusion using ART Accelerator for zero-wait-state flash execution. Both cores feature MPU, FPU, and DSP instructions, with deterministic interrupt latency ensured by NVIC and EXTI subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cores | Dual Arm® Cortex®-M7 @ 480 MHz (1027 DMIPS) + Cortex®-M4 @ 240 MHz (300 DMIPS); enables asymmetric task partitioning and real-time co-processing. |
| Memory | 2 MB flash (read-while-write), 1 MB RAM (192 KB TCM + 864 KB SRAM + 4 KB backup SRAM); supports deterministic code execution and low-latency data buffering. |
| Power Management | Integrated SMPS step-down converter + LDO; enables direct VCORE supply with 6 voltage scaling ranges for dynamic power optimization in Run/Stop modes. |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators; suitable for closed-loop analog signal conditioning. |
| Communication | 2× CAN FD + 1× TT-CAN, 2× USB OTG (FS/HS), Ethernet MAC, SPDIFRX, SDMMC, QUADSPI (133 MHz), 4× I2C, 4× USART/UART + LPUART; meets industrial fieldbus and multimedia interface requirements. |
| Crypto & Security | AES-128/192/256, TDES, HASH (MD5/SHA-1/SHA-2), HMAC, true RNG, ROP/PC-ROP, active tamper detection; enables secure boot and OTA firmware validation. |
| Package | TFBGA240+25 (14 × 14 mm, 0.8 mm pitch); supports high I/O count (up to 168 GPIOs) with compact footprint for space-constrained PCB layouts. |
Pinout & Package
STM32H755BIT3 is housed in a 240-ball TFBGA package (14 × 14 mm, 0.8 mm pitch) with 25 additional balls for VSS/VDD decoupling and thermal management. The package complies with ECOPACK2 environmental standards and supports extended temperature operation up to 125 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O power supply / ground | 25 dedicated VDD/VSS pairs ensure stable 1.62–3.6 V core/I/O operation and low-noise analog reference paths. |
| VCAP1/VCAP2 | Core regulator bypass capacitors | Two external 2.2 µF ceramic capacitors stabilize internal SMPS/LDO output for consistent 1.1 V VCORE under dynamic load. |
| NRST | Active-low reset input | Asynchronous reset assertion forces full system initialization; compatible with push-button, supervisor IC, or watchdog timeout signals. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash - critical for field firmware recovery sequences. |
| PA13/PA14 | SWD debug interface | Standard 2-pin Serial Wire Debug (SWD) connection for JTAG-less programming and real-time trace debugging. |
| PF14/PF15 | ETH_MDC/ETH_MDIO | IEEE 802.3-compliant MDIO management interface for configuring external PHY registers during Ethernet initialization. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric execution | Enables concurrent real-time control (M7) and protocol stack handling (M4) without OS-level scheduling overhead. |
| Hardware JPEG codec | Offloads CPU from image compression/decompression tasks; supports YUV422/RGB565 formats at up to XGA resolution. |
| Chrom-ART Accelerator (DMA2D) | Accelerates 2D graphics operations (copy, blend, fill) for TFT-LCD displays, reducing CPU load by >70% in GUI rendering. |
| Flexible memory controller (FMC) | Supports NOR/NAND/PSRAM/SDRAM up to 125 MHz synchronous clock; enables external memory expansion for large buffer or firmware storage. |
| High-resolution timer (HRTIM1) | 2.1 ns timing resolution with dead-time insertion and fault protection - essential for digital power supply control and motor phase alignment. |
Applications
| Industrial HMI Gateway | Automotive Body Control Module |
|---|---|
Use Scenario: Centralized dashboard controller aggregating CAN FD, LIN, and Ethernet data for real-time display on TFT-LCD with touch feedback. IC Role / Device Role / Timing Role: Dual-core orchestrator: M7 renders graphics via LTDC + DMA2D, M4 manages CAN FD message filtering and LIN slave responses. Use Value: Hardware JPEG codec compresses camera feeds for rear-view display; SMPS reduces thermal load in enclosed dash enclosures. | Use Scenario: Zonal body controller managing door locks, lighting, HVAC, and battery monitoring across multiple CAN FD domains. IC Role / Device Role / Timing Role: Safety-aware gateway: TT-CAN synchronizes actuator commands with vehicle clock; crypto engine validates signed ECU firmware updates. Use Value: 240-ball TFBGA allows dense routing of 168 GPIOs for discrete load drivers; 125 °C rating ensures reliability under hood temperature cycling. |
| Programmable Logic Controller Edge Node | AI-Enabled Predictive Maintenance Sensor Hub |
Use Scenario: Field-deployable PLC node executing ladder logic on M4 while M7 runs EtherCAT master stack and web server for remote configuration. IC Role / Device Role / Timing Role: Deterministic real-time executor: M7 handles EtherCAT cycle timing (≤100 µs jitter), M4 processes I/O scan and safety logic. Use Value: FMC interface connects to external SDRAM for cyclic buffer storage; CRC unit validates configuration integrity after power loss. | Use Scenario: Vibration and temperature sensor aggregator performing FFT-based anomaly detection before transmitting alerts over LTE-M. IC Role / Device Role / Timing Role: Edge inference accelerator: M7 executes quantized neural network kernels; ADC oversampling + DFSDM filters noise from MEMS accelerometers. Use Value: 3× 16-bit ADCs sample 3-axis vibration at 3.6 MSPS; backup SRAM retains last 10 seconds of raw data during brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm Cortex-M7/M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same dual-core architecture but 1 MB flash, no SMPS, LQFP100 package (100 pins), lower peripheral count (no TT-CAN, no JPEG codec). | Suitable for cost-sensitive motor drives where external DC-DC is preferred and graphical UI not required. | Select when BOM cost reduction outweighs need for integrated SMPS and advanced multimedia features. |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 @ 1 GHz + M4 @ 400 MHz, 2 MB on-chip RAM, no embedded flash, uses external HyperFlash; lacks TT-CAN and JPEG codec. | Better suited for high-throughput audio/video streaming with external memory, but requires more complex power and memory design. | Choose for applications needing >1 GHz compute throughput and external memory flexibility, accepting higher PCB complexity. |
Compared with STM32H743VIT6, the STM32H755BIT3 adds SMPS, JPEG codec, TT-CAN, and larger memory - making it superior for thermally constrained, feature-rich edge nodes; versus i.MX RT1176DVMAA, it trades raw speed for integrated flash, lower power, and automotive-ready peripherals.
Availability
STM32H755BIT3 is available at Aetrix Electronics and suitable for industrial HMI gateways, automotive body controllers, programmable logic controller edge nodes, and AI-enabled predictive maintenance sensor hubs requiring stable component supply across multi-year production cycles.
Supply support for STM32H755BIT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing capabilities.
The STM32H7 series is designed for high-end embedded applications demanding real-time performance, security, and rich connectivity - targeting industrial automation, automotive gateways, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency of each core in the STM32H755BIT3?
The Arm Cortex-M7 core operates at up to 480 MHz with double-precision FPU and L1 cache (16 KB instruction + 16 KB data), delivering 1027 DMIPS. The Cortex-M4 core runs at up to 240 MHz with single-precision FPU and ART Accelerator, achieving 300 DMIPS. Both cores support independent voltage scaling and clock gating for dynamic power management.
Does the STM32H755BIT3 support hardware-accelerated cryptography?
Yes - it integrates dedicated cryptographic accelerators for AES-128/192/256, TDES, HASH (MD5, SHA-1, SHA-2), HMAC, and a true random number generator (RNG). These modules operate independently of the CPU cores, enabling secure boot, encrypted firmware updates, and TLS handshake acceleration without compromising real-time performance.
What power supply configurations does the STM32H755BIT3 support?
The device supports three primary supply configurations: (1) SMPS step-down converter directly powering VCORE (1.1 V), (2) internal LDO supplying VCORE, or (3) external SMPS with internal LDO for I/O. It features six voltage scaling ranges in Run/Stop modes and a dedicated ~0.9 V backup regulator for RTC and backup SRAM retention during VBAT operation.
How many GPIOs are available, and what advanced functions do they support?
Up to 168 GPIOs are available, each supporting interrupt capability and multiple alternate functions. Key advanced capabilities include event generation for low-power wake-up, configurable slew rate and drive strength, analog switching for ADC/DAC multiplexing, and hardware-controlled pull-up/pull-down resistors. All GPIOs comply with 1.62–3.6 V I/O tolerance and support glitch filtering.
STM32H755BIT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 208-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 148
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 32x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H755BIT3 FAQ
1.How can I place an order for STM32H755BIT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H755BIT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H755BIT3 reliable?
The price and inventory of STM32H755BIT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H755BIT3 is usually 5 days.
3.What payment methods are accepted for STM32H755BIT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H755BIT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H755BIT3?
STM32H755BIT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H755BIT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H755BIT3?
For technical support, including STM32H755BIT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H755BIT3 requirements.
6.How does Aetrix verify that STM32H755BIT3 is sourced from the original manufacturer or authorized distributors?
All STM32H755BIT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H755BIT3 meets industry standards.
7.What is the process for return or replacement of STM32H755BIT3?
All STM32H755BIT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H755BIT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H755BIT3 part is unused and in its original packaging.
Return procedure for STM32H755BIT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H755BIT3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
