STMicroelectronics STM32H755BIT6
- Part No.:
- STM32H755BIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 208-LQFP
- Datasheet:
-
STM32H755BIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 208LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,255
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H755BIT6 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (480 MHz) and Cortex®-M4 (240 MHz) microcontroller with 2 MB flash, 1 MB RAM (including 192 KB TCM), integrated SMPS regulator, hardware crypto acceleration (AES-256, SHA-2, RNG), and 46 communication/analog peripherals. It targets high-performance industrial control, motor drives, and embedded vision systems requiring deterministic real-time response and secure firmware updates.
For engineers reviewing the STM32H755BIT6 datasheet, STM32H755BIT6 pinout, STM32H755BIT6 application, or STM32H755BIT6 equivalent, key selection criteria include dual-core asymmetric processing capability, on-chip SMPS for power efficiency, hardware JPEG codec and LCD-TFT controller for HMI, and FDCAN FD support for automotive-grade networking.
Technical Context
The device implements a three-domain power architecture (D1/D2/D3) enabling independent clock gating and voltage scaling across performance, peripheral, and system-control subsystems. Its interconnect matrix includes one AXI and two AHB bus matrices with five AHB2-APB bridges, supporting concurrent high-bandwidth data flows between CPU cores, DMA controllers (MDMA + dual-port DMAs), and peripherals.
Dual-core operation is coordinated via shared memory, semaphores, and interrupt forwarding; the M7 core handles compute-intensive tasks (e.g., FFT, control loops) using its double-precision FPU and L1 cache (16 KB I-cache + 16 KB D-cache), while the M4 executes real-time I/O management and low-latency control with ART Accelerator-optimized flash execution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual: Arm Cortex-M7 @ 480 MHz (1027 DMIPS) + Cortex-M4 @ 240 MHz (300 DMIPS), each with MPU and FPU |
| Memory | 2 MB flash (read-while-write), 1 MB RAM (192 KB TCM + 864 KB SRAM + 4 KB backup SRAM) |
| Power Management | Integrated SMPS step-down converter (VCORE supply), LDO, 6-level voltage scaling, 2.95 µA Standby current (RTC/LSE ON) |
| Analog Peripherals | 3× 16-bit ADCs (3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× comparators, DFSDM |
| Communication | 2× FDCAN FD, 2× USB OTG (HS/FS + FS), Ethernet MAC, 4× USART/UART, 4× I2C, 6× SPI, SPDIFRX, SDMMC, HDMI-CEC |
| Security & Crypto | AES-128/192/256, TDES, HASH (SHA-1/SHA-2), HMAC, true RNG, ROP/PC-ROP, active tamper detection |
| Graphics & Media | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, 8–14-bit DCMI (80 MHz) |
Pinout & Package
STM32H755BIT6 uses a LQFP144 (20 × 20 mm) package with 144 pins, ECOPACK2-compliant, rated for industrial temperature range (–40 to +85 °C). Pin functions include dedicated VCAP, VDDA/VSSA analog supplies, multiple VDD/VSS groups per domain, and configurable I/Os supporting up to 168 GPIOs with interrupt capability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | Multiple dedicated pairs per domain (D1/D2/D3); decoupling required per datasheet layout guidelines |
| VCAP1, VCAP2 | Core regulator bypass capacitors | Required 2.2 µF ceramic caps per pin; critical for SMPS/LDO stability and noise immunity |
| VDDA, VSSA | Analog domain supply / ground | Independent 1.62–3.6 V supply; must be filtered and isolated from digital noise for ADC/DAC accuracy |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 168 pins with EXTI, remappable alternate functions, and flexible pull-up/pull-down configuration |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset circuitry and debugger-initiated reset |
| JTCK, JTMS, JTDO, JTDI, NRST | SWD/JTAG debug interface | Standard 5-pin SWD connection; enables full debug, trace (4 KB ETB), and programming without dedicated JTAG header |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Enables hard real-time task partitioning: M7 for algorithmic workloads (e.g., motor FOC, vision preprocessing), M4 for deterministic I/O and communication stacks |
| Integrated SMPS regulator | Reduces external BOM count and improves system efficiency - directly supplies VCORE at up to 1.3 V, eliminating need for external DC-DC in many applications |
| Hardware JPEG codec | Offloads CPU from image compression/decompression; supports YUV422/RGB565 input, enabling real-time camera streaming to display or storage |
| Chrom-ART DMA2D accelerator | Accelerates 2D graphics operations (copy, blend, format conversion) without CPU involvement - reduces HMI rendering latency and frees M7/M4 cycles |
| Flexible memory controller (FMC) | Supports NOR/NAND/PSRAM/SDRAM up to 125 MHz sync mode - enables expansion of code/data space beyond on-chip memory for complex GUI or logging applications |
Applications
| Industrial Motor Drive | Medical Imaging Edge Node |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of PMSM/BLDC motors with real-time torque ripple suppression and predictive maintenance telemetry. IC Role / Device Role / Timing Role: Dual-core coordination: M7 runs FOC math and observer algorithms at 480 MHz; M4 manages PWM generation (TIM1/TIM8), encoder feedback (DCMI/QUADSPI), and CAN FD telemetry. Use Value: Hardware-accelerated ADC sampling (3.6 MSPS) and timer resolution (2.1 ns HRTIM) ensure sub-microsecond current loop timing; SMPS enables compact, thermally efficient drive design. | Use Scenario: Portable ultrasound or endoscopic imaging device capturing raw sensor data, performing edge-based beamforming, and rendering grayscale video to TFT display. IC Role / Device Role / Timing Role: M7 processes time-critical DSP kernels (FFT, filtering); M4 handles DCMI frame capture, JPEG encoding, and LVDS/TFT display output via LTDC controller. Use Value: Integrated JPEG codec reduces host processor load by >70% vs software encoding; Chrom-ART DMA2D enables smooth 60 Hz UI refresh with zero CPU overhead. |
| Secure Industrial Gateway | Automotive Body Control Module (BCM) |
Use Scenario: Protocol-agnostic edge gateway aggregating Modbus, CAN FD, and Ethernet traffic, enforcing TLS 1.3 encryption and secure OTA firmware updates. IC Role / Device Role / Timing Role: M7 hosts Linux-compatible RTOS and crypto stack (AES-256, SHA-2); M4 manages isolated CAN FD/FDCAN2 and MDIO Ethernet PHY interfaces. Use Value: Hardware RNG and secure boot prevent cloning; ROP/PC-ROP defenses mitigate fault injection attacks; dual-domain isolation contains security breaches. | Use Scenario: Central body controller managing lighting, door locks, HVAC, and diagnostics across CAN FD and LIN networks in electric vehicles. IC Role / Device Role / Timing Role: M4 executes ASIL-B compliant safety routines (watchdog supervision, CRC checks); M7 handles non-safety UI logic, diagnostics logging, and battery monitoring via ADC/DFSDM. Use Value: FDCAN FD supports 5 Mbps data rates for fast ECU reprogramming; hardware CRC unit ensures integrity of flash updates; extended temp option (-40 to +125 °C) qualifies for under-hood use. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | No hardware JPEG codec; 1 MB flash; no SMPS regulator (LDO only); same dual-core architecture and peripheral set otherwise | Suitable for cost-sensitive motor control where image processing is absent; requires external DC-DC for high-efficiency designs | Select when JPEG/media acceleration is unnecessary and BOM cost reduction outweighs power efficiency gains from SMPS |
| NXP i.MX RT1176DVMAA | Single Cortex-M7 @ 1 GHz + Cortex-M4 @ 400 MHz; 2 MB on-chip RAM but no flash; external QSPI flash required; no integrated SMPS | Better raw M7 performance for AI inference; lacks analog peripherals (no ADC/DAC/op-amp) and crypto accelerators (AES/SHA limited) | Select for ultra-high-speed signal processing with external memory; avoid if analog sensing, secure boot, or power-constrained deployment is required |
Compared with STM32H743VIT6, the STM32H755BIT6 adds JPEG codec, SMPS, and 1 MB extra flash - critical for HMI-rich, battery-aware, or thermally constrained systems. Versus i.MX RT1176DVMAA, it trades peak M7 speed for integrated analog, security, and power management - favoring consolidated, self-contained embedded designs over external-memory-dependent architectures.
Availability
STM32H755BIT6 is available at Aetrix Electronics and suitable for industrial motor drives, medical edge imaging nodes, secure gateways, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and qualified industrial temperature operation.
Supply support for STM32H755BIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, security, and multimedia capability - combining dual Arm cores, advanced power management, and hardware accelerators to replace FPGA+MPU solutions in cost- and size-constrained systems.
FAQ
What is the maximum operating frequency of each core in the STM32H755BIT6?
The Arm Cortex-M7 core operates at up to 480 MHz with 1027 DMIPS performance and double-precision FPU, while the Cortex-M4 core runs at up to 240 MHz with single-precision FPU and ART Accelerator support. Both cores maintain full functionality across the industrial temperature range (–40 to +85 °C) when supplied within specified voltage and decoupling conditions.
Does the STM32H755BIT6 support hardware-accelerated cryptographic operations?
Yes - it integrates dedicated CRYP and HASH peripherals supporting AES-128/192/256, TDES, SHA-1/SHA-224/SHA-256, HMAC, and a true random number generator (RNG). These accelerators operate independently of CPU cores, enabling secure boot, TLS offload, and encrypted firmware updates without degrading real-time performance.
What power supply configurations are supported for the STM32H755BIT6?
The device supports three primary supply configurations: (1) SMPS-only mode (direct VCORE regulation), (2) LDO-only mode (simpler layout, lower noise), or (3) SMPS + LDO hybrid (SMPS for VCORE, LDO for analog domains). Voltage scaling offers six configurable ranges in Run/Stop modes, and a dedicated ~0.9 V backup regulator maintains RTC and backup SRAM during VBAT operation.
How many I/O pins does the STM32H755BIT6 provide in its LQFP144 package?
The STM32H755BIT6 in LQFP144 provides 114 user I/O pins (excluding power, reset, debug, and VCAP pins), all supporting interrupt capability, remappable alternate functions, and flexible pull-up/pull-down configuration. This matches the full 168 GPIO capability of larger packages - functionality is pin-limited, not feature-limited, in this variant.
STM32H755BIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 208-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz, 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 148
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 32x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H755BIT6 FAQ
1.How can I place an order for STM32H755BIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H755BIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H755BIT6 reliable?
The price and inventory of STM32H755BIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H755BIT6 is usually 5 days.
3.What payment methods are accepted for STM32H755BIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H755BIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H755BIT6?
STM32H755BIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H755BIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H755BIT6?
For technical support, including STM32H755BIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H755BIT6 requirements.
6.How does Aetrix verify that STM32H755BIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H755BIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H755BIT6 meets industry standards.
7.What is the process for return or replacement of STM32H755BIT6?
All STM32H755BIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H755BIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H755BIT6 part is unused and in its original packaging.
Return procedure for STM32H755BIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H755BIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
