STMicroelectronics STM32H755IIK6
- Part No.:
- STM32H755IIK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H755IIK6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,686
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H755IIK6 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (up to 480 MHz) and Cortex®-M4 (up to 240 MHz) microcontroller with 2 MB flash, 1 MB RAM (192 KB TCM + 864 KB SRAM), integrated SMPS regulator, hardware crypto acceleration (AES-256, SHA-2, RNG), and 46 communication/analog peripherals. It targets high-performance industrial control, motor drives, and embedded vision systems requiring deterministic real-time response and secure firmware updates.
For engineers reviewing the STM32H755IIK6 datasheet, STM32H755IIK6 pinout, STM32H755IIK6 application, or STM32H755IIK6 equivalent, key selection criteria include dual-core asymmetric processing capability, on-chip SMPS support for power efficiency, 16-bit ADCs (3.6 MSPS), dual CAN FD interfaces, and TFBGA240+25 package compatibility with high I/O density and thermal performance in compact industrial modules.
Technical Context
The device implements a three-domain power architecture (D1/D2/D3) enabling independent clock gating and voltage scaling across high-performance, peripheral, and system-control subsystems. Its interconnect matrix comprises one AXI and two AHB bus matrices with five AHB2-APB bridges, supporting concurrent high-bandwidth data movement between CPU cores, DMA controllers (MDMA, dual-port DMAs), and peripherals.
Dual-core operation is coordinated via shared memory, semaphores, and interrupt forwarding - the M7 core handles compute-intensive tasks (e.g., motor control algorithms, JPEG decoding) while the M4 manages real-time I/O (CAN FD, USB OTG, SDMMC) and low-latency sensor acquisition using its ART Accelerator and tightly coupled memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual: Arm Cortex-M7 @ 480 MHz (1027 DMIPS) + Cortex-M4 @ 240 MHz (300 DMIPS), each with FPU and MPU for safety-critical partitioning |
| Memory | 2 MB flash (read-while-write), 1 MB RAM (64 KB ITCM + 128 KB DTCM + 864 KB SRAM + 4 KB backup SRAM) |
| Analog Peripherals | 3× 16-bit ADCs (36 channels, 3.6 MSPS total), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× comparators |
| Communication | 2× CAN FD, 4× USART/UART, 4× I2C, 6× SPI, 2× USB OTG (FS/HS), Ethernet MAC, SPDIFRX, SWPMI, MDIO |
| Security | AES-128/192/256, HASH (SHA-1/SHA-2), HMAC, TRNG, ROP/PC-ROP, active tamper detection, secure firmware upgrade |
| Power Management | Integrated SMPS step-down converter (VCORE supply), LDO, 6-range voltage scaling, 2.95 µA Standby current (RTC/LSE ON) |
| Package | TFBGA240+25 (14 × 14 mm, 0.8 mm pitch), ECOPACK2-compliant, supports extended temp up to 125 °C |
Pinout & Package
STM32H755IIK6 is housed in a TFBGA240+25 package (14 × 14 mm, 0.8 mm ball pitch) with 240 signal balls plus 25 dedicated power/ground balls. This package enables high I/O count (up to 168 GPIOs), thermal efficiency for sustained 480 MHz operation, and compatibility with standard PCB assembly processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O domain supplies | Separate 1.62–3.6 V rails enable noise isolation for ADC/DAC and flexible power sequencing |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog/digital ground planes minimize coupling in mixed-signal operation |
| VCAP_1/2 | Core regulator decoupling | External 2.2 µF ceramic capacitors stabilize internal SMPS output for stable 480 MHz M7 execution |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external pull-up and debounced push-button recovery |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; controlled via external resistor for field firmware recovery |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 168 pins with interrupt capability, configurable as GPIO, alternate function (e.g., FDCAN1_TX), or analog input |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Enables real-time task separation: M7 runs vision/JPEG decode; M4 handles CAN FD comms and sensor polling without OS overhead |
| Integrated SMPS regulator | Reduces external BOM count and improves efficiency vs. LDO-only solutions - critical for battery-backed industrial gateways |
| ART Accelerator + L1 cache | Eliminates flash wait states for both cores: 0-wait-state execution from internal flash at full 480/240 MHz speeds |
| Hardware crypto engine | Offloads AES-256 encryption/decryption and SHA-2 hashing from CPU, enabling secure OTA updates with <50 µs latency per 128-bit block |
| Flexible memory controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND up to 125 MHz sync mode - enables external frame buffers for LCD-TFT or camera interface |
Applications
| Industrial PLC Controller | Motor Drive Inverter |
|---|---|
Use Scenario: Compact programmable logic controller with multi-axis motion control, EtherCAT slave, and HMI interface. IC Role / Device Role / Timing Role: Dual-core coordination: M7 executes ladder logic and PID loops; M4 manages CANopen motion profiles and encoder feedback via quadrature timers. Use Value: Deterministic sub-10 µs interrupt latency from high-resolution timer (HRTIM1) ensures precise PWM dead-time control for IGBT gate drivers. | Use Scenario: Field-oriented control (FOC) drive for HVAC compressors with integrated current sensing and thermal monitoring. IC Role / Device Role / Timing Role: M7 runs FOC algorithm and SVM modulation; M4 acquires 3-phase current via 3× ADCs synchronized to PWM triggers and communicates fault status over CAN FD. Use Value: 3.6 MSPS ADC sampling enables 12-bit resolution at 300 kHz per channel - sufficient for dual-shunt current reconstruction at 20 kHz switching frequency. |
| Embedded Vision Gateway | Secure Edge Node |
Use Scenario: Smart camera node performing real-time object detection, JPEG compression, and encrypted upload to cloud. IC Role / Device Role / Timing Role: M7 executes CNN inference (via CMSIS-NN) and hardware JPEG encode; M4 handles MIPI-CSI2/DCMI image capture and USB OTG bulk transfer. Use Value: Chrom-ART DMA2D accelerator offloads RGB/YUV format conversion and layer blending - reduces CPU load by >40% during UI rendering. | Use Scenario: Tamper-resistant IoT edge device collecting sensor data, signing payloads, and enforcing secure boot chain. IC Role / Device Role / Timing Role: M7 validates firmware signatures using RSA-2048 and SHA-256; M4 monitors active tamper pins and manages secure key storage in protected SRAM. Use Value: Hardware TRNG and PC-ROP protection prevent side-channel and fault injection attacks - certified to SESIP Level 3 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core Arm Cortex-M7/M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H745IIK6 | No hardware JPEG codec; 1 MB flash (vs. 2 MB); identical pinout and peripheral set except missing JPEG block | Suitable for non-vision applications where code size <1 MB and no hardware image encoding required | Select when JPEG acceleration is unnecessary and cost reduction is prioritized over flash headroom |
| NXP i.MX RT1176DVMAA | Single Cortex-M7 @ 1 GHz + Cortex-M4 @ 400 MHz; no integrated SMPS; different package (BGA289) and memory map | Better raw M7 performance but requires external PMIC; lacks dual CAN FD and hardware crypto parity (no SHA-2) | Choose for ultra-high compute throughput where external power design is acceptable and CAN FD is not mandatory |
Compared with STM32H745IIK6, the STM32H755IIK6 adds JPEG codec and 1 MB extra flash for firmware resilience; versus i.MX RT1176DVMAA, it trades peak M7 speed for integrated SMPS, dual CAN FD, and stronger cryptographic coverage - making it optimal for space-constrained, power-sensitive industrial edge nodes.
Availability
STM32H755IIK6 is available at Aetrix Electronics and suitable for industrial PLCs, motor drives, embedded vision gateways, and secure edge nodes requiring stable component supply across long-lifecycle production programs.
Supply support for STM32H755IIK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing capabilities.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, security, and graphics - designed specifically for industrial automation, motor control, and AI-at-the-edge systems requiring dual-core heterogeneity and hardware acceleration.
FAQ
What is the maximum operating frequency of each core in the STM32H755IIK6?
The Arm Cortex-M7 core operates at up to 480 MHz (1027 DMIPS), while the Cortex-M4 core runs at up to 240 MHz (300 DMIPS). Both achieve these frequencies with L1 cache enabled and ART Accelerator active for zero-wait-state flash execution. Voltage scaling must be configured to Range 0 (VCORE = 1.30 V) to sustain 480 MHz operation.
Does the STM32H755IIK6 support external SDRAM, and what interface is used?
Yes, it supports external SDRAM up to 125 MHz in synchronous mode via the Flexible Memory Controller (FMC), which provides a 32-bit data bus and supports SDRAM/LPSDR SDRAM, PSRAM, NOR/NAND flash, and SRAM. The FMC is accessible only from the D1 domain and requires proper timing configuration in RCC and FMC registers.
How does the integrated SMPS regulator reduce system power consumption?
The SMPS step-down converter directly supplies VCORE with higher efficiency than an LDO - typical efficiency exceeds 85% at 200 mA load, reducing heat dissipation and extending battery life in portable industrial devices. It supports dynamic voltage scaling across six ranges and can also power external circuitry via dedicated VDDIO2 outputs.
Can the STM32H755IIK6 execute secure boot and firmware updates without external components?
Yes - it includes ROM-based secure boot with public-key verification (RSA-2048), hardware AES-256 decryption, SHA-256 hashing, and secure firmware upgrade (SFU) support. All cryptographic operations occur in dedicated accelerators; no external security IC or EEPROM is required to implement a complete trusted boot chain.
STM32H755IIK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz, 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 36x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H755IIK6 FAQ
1.How can I place an order for STM32H755IIK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H755IIK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H755IIK6 reliable?
The price and inventory of STM32H755IIK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H755IIK6 is usually 5 days.
3.What payment methods are accepted for STM32H755IIK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H755IIK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H755IIK6?
STM32H755IIK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H755IIK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H755IIK6?
For technical support, including STM32H755IIK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H755IIK6 requirements.
6.How does Aetrix verify that STM32H755IIK6 is sourced from the original manufacturer or authorized distributors?
All STM32H755IIK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H755IIK6 meets industry standards.
7.What is the process for return or replacement of STM32H755IIK6?
All STM32H755IIK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H755IIK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H755IIK6 part is unused and in its original packaging.
Return procedure for STM32H755IIK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H755IIK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

