STMicroelectronics STM32H755IIT6
- Part No.:
- STM32H755IIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32H755IIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:835
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H755IIT6 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M7 (up to 480 MHz) and Cortex®-M4 (up to 240 MHz) microcontroller with 2 MB flash, 1 MB RAM (192 KB TCM + 864 KB SRAM), integrated SMPS regulator, hardware JPEG codec, and cryptographic acceleration (AES-256, SHA-2, RNG). It targets high-performance industrial HMI, motor control, and edge AI inference at the device level.
For engineers reviewing the STM32H755IIT6 datasheet, STM32H755IIT6 pinout, STM32H755IIT6 application, or STM32H755IIT6 equivalent, key selection criteria include dual-core real-time partitioning, on-chip SMPS for power efficiency, 16-bit ADCs (3.6 MSPS), LCD-TFT controller with DMA2D, and FDCAN FD support for deterministic automotive/industrial networking.
Technical Context
The STM32H755IIT6 implements a heterogeneous dual-core architecture: the M7 core handles compute-intensive tasks with double-precision FPU, 32 KB L1 cache, and 1027 DMIPS; the M4 core manages real-time I/O and communication with ART Accelerator for zero-wait-state flash execution. Both cores operate in independent power domains (D1/D2/D3) with fine-grained clock gating.
Its interconnect matrix includes one AXI and two AHB bus matrices, five AHB2-APB bridges, and four DMA controllers-including a high-speed MDMA with linked-list support-enabling concurrent peripheral data movement without CPU intervention. Clock management uses three PLLs (fractional mode) fed by internal (64 MHz HSI, 48 MHz HSI48) and external (4–48 MHz HSE) oscillators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cores | Dual Arm® Cortex®-M7 @ 480 MHz (1027 DMIPS) + Cortex®-M4 @ 240 MHz (300 DMIPS); enables hard real-time + high-throughput task separation |
| Memory | 2 MB flash (read-while-write), 1 MB RAM (64 KB ITCM + 128 KB DTCM + 864 KB SRAM + 4 KB backup SRAM); supports time-critical code/data placement |
| Analog Peripherals | 3× 16-bit ADCs (36 channels, 3.6 MSPS), 2× 12-bit DACs (1 MHz), 2× op-amps (7.3 MHz GBW), 2× ultra-low-power comparators; suitable for precision sensor fusion |
| Communication | 2× FDCAN FD interfaces, 4× USART/UART (12.5 Mbps), 6× SPI (3 with I2S audio-class accuracy), Ethernet MAC, USB OTG HS/FS, SPDIFRX, SDMMC; full industrial protocol stack support |
| Power Management | Integrated SMPS step-down converter (direct VCORE supply), LDO, 6-range voltage scaling, 2.95 µA Standby current (RTC/LSE ON); eliminates need for external PMIC in battery-backed systems |
| Security & Crypto | AES-128/192/256, HASH (SHA-1/SHA-2), HMAC, TRNG, ROP/PC-ROP, active tamper detection, secure firmware upgrade; meets IEC 62443-3-3 SL2 requirements |
| Graphics & Timing | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, high-resolution timer (2.1 ns resolution), RTC with sub-second accuracy; enables embedded GUI with <10% CPU load |
Pinout & Package
STM32H755IIT6 is housed in a TFBGA240+25 package (14 × 14 mm, 0.8 mm pitch), compliant with ECOPACK2 environmental standards. Pin functions are validated per ST's DS12919 Rev 3 datasheet Section 5 (Pinout, pin description and alternate functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent 1.62–3.6 V domains enable mixed-voltage I/O interfacing and analog noise isolation |
| VCAP_1, VCAP_2 | Core regulator decoupling terminals | Require external 2.2 µF ceramic capacitors per pin for stable SMPS/LDO operation under dynamic load |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external push-button or supervisor IC assertion |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery via UART/USB |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O with multiple alternate functions | Up to 168 GPIOs with interrupt capability; most support event routing to low-power timers or EXTI lines |
| PH0, PH1 | HSE oscillator input/output | Supports 4–48 MHz crystal or external clock source; required for precise timing in Ethernet, USB, and CAN FD |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | M7 executes Linux-capable applications or neural network inference; M4 handles deterministic motor control loops or CAN FD messaging with <1 µs jitter |
| SMPS + LDO integrated power system | Reduces BOM count by eliminating external DC-DC; achieves >85% efficiency at 500 mA load while enabling dynamic voltage scaling across 6 performance tiers |
| Hardware JPEG codec | Encodes/decodes 1080p frames in <10 ms without CPU involvement; offloads vision preprocessing for smart cameras and HMI displays |
| Chrom-ART DMA2D accelerator | Performs 2D graphics operations (copy, blend, format conversion) at 2.6 Gpixel/s; enables smooth 60 fps UI rendering on RGB888 displays |
| Flexible memory interface | FMC supports SDRAM (125 MHz), NOR/NAND flash, PSRAM; QUADSPI runs at 133 MHz for XIP execution from external Octo-SPI memories |
Applications
| Industrial HMI | Motor Control Gateway |
|---|---|
|
Use Scenario: Touch-enabled factory operator panel with real-time diagnostics, multi-language UI, and local data logging. IC Role / Device Role / Timing Role: Dual-core orchestrates GUI rendering (M7 + DMA2D + LTDC) and PLC logic execution (M4 + FDCAN + timers), synchronized via shared memory and event flags. Use Value: Eliminates external graphics controller; 1 MB RAM buffers frame buffers and logs; SMPS extends battery life in portable HMIs. |
Use Scenario: Fieldbus-to-Ethernet gateway connecting servo drives (CANopen) to cloud SCADA via TCP/IP. IC Role / Device Role / Timing Role: M4 handles real-time CAN FD frame scheduling and EtherCAT slave timing; M7 runs lwIP stack and web server with TLS encryption. Use Value: Dual-domain power management isolates Ethernet PHY supply (VDDETH) from motor control noise; FDCAN FD enables 5 Mbps diagnostics bandwidth. |
| Edge Vision Node | Secure IoT Edge Controller |
|
Use Scenario: Low-power smart camera performing on-device object detection and metadata tagging before streaming to cloud. IC Role / Device Role / Timing Role: DCMI captures 80 MHz parallel sensor data; JPEG codec compresses frames; crypto engine signs payloads with ECDSA before transmission. Use Value: Hardware-accelerated vision pipeline reduces average power to 45 mW during inference; TRNG + AES-256 secures OTA updates. |
Use Scenario: Programmable logic controller with secure remote firmware update, encrypted data logging, and tamper-evident audit trail. IC Role / Device Role / Timing Role: Secure access mode isolates trusted firmware; active tamper pins detect enclosure breach; backup domain retains RTC and SRAM during main power loss. Use Value: ROP/PC-ROP prevents return-oriented attacks; secure boot validates signed images; 4 KB backup SRAM stores cryptographic keys across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same dual-core architecture but 1 MB flash, no SMPS, no JPEG codec, 144-pin LQFP package | Lacks hardware vision acceleration and integrated power conversion; suited for cost-sensitive motor control without GUI | Select when BOM cost reduction outweighs need for on-chip SMPS and JPEG acceleration |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 @ 1 GHz + M4 @ 400 MHz, 2 MB SRAM, no integrated SMPS, no analog peripherals | Higher raw CPU throughput but requires external PMIC and ADC/DAC; lacks integrated op-amps/comparators for sensor conditioning | Select for pure compute workloads (e.g., audio DSP) where analog integration is handled externally |
Compared with STM32H755IIT6, the H743VIT6 trades flash size and power integration for lower unit cost and simpler thermal design, while the i.MX RT1176 demands more external components but delivers higher single-threaded M7 performance-making the H755 optimal for balanced mixed-signal, graphics, and security workloads in constrained PCB space.
Availability
STM32H755IIT6 is available at Aetrix Electronics and suitable for industrial HMI, motor control gateways, edge vision nodes, and secure IoT edge controllers requiring stable component supply across extended product lifecycles.
Supply support for STM32H755IIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and hardware-accelerated graphics/security-designed specifically for industrial automation, medical devices, and intelligent edge systems.
FAQ
What is the maximum operating frequency of each core in the STM32H755IIT6?
The Cortex-M7 core operates up to 480 MHz with double-precision FPU and 32 KB L1 cache, delivering 1027 DMIPS; the Cortex-M4 core runs up to 240 MHz with single-precision FPU and ART Accelerator, achieving 300 DMIPS. Both frequencies are achievable simultaneously under specified voltage and temperature conditions per DS12919 Rev 3 Section 6.3.14.
Does the STM32H755IIT6 support external SDRAM, and what is the maximum clock rate?
Yes, it supports external SDRAM via the Flexible Memory Controller (FMC) with synchronous operation up to 125 MHz. The FMC also interfaces with PSRAM, NOR/NAND flash, and SRAM. Timing parameters and setup are defined in DS12919 Rev 3 Section 6.3.18, and layout guidelines require controlled impedance traces and proper termination.
How does the integrated SMPS regulator reduce system-level power consumption?
The SMPS replaces an external DC-DC converter, achieving >85% efficiency at loads from 10 mA to 1 A. It directly supplies VCORE and can power external circuitry, reducing heat dissipation and enabling dynamic voltage scaling across six configurable ranges-critical for extending battery life in Standby mode (2.95 µA with RTC active).
Can the STM32H755IIT6 execute code directly from external Quad-SPI flash?
Yes, the Dual Mode Quad-SPI interface supports XIP (execute-in-place) from external Octo-SPI memories at up to 133 MHz. This eliminates the need to copy firmware to internal flash, reducing boot time and enabling seamless over-the-air updates without halting real-time operations on the M4 core.
STM32H755IIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz, 480MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 119
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 28x16b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H755IIT6 FAQ
1.How can I place an order for STM32H755IIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H755IIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H755IIT6 reliable?
The price and inventory of STM32H755IIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H755IIT6 is usually 5 days.
3.What payment methods are accepted for STM32H755IIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H755IIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H755IIT6?
STM32H755IIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H755IIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H755IIT6?
For technical support, including STM32H755IIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H755IIT6 requirements.
6.How does Aetrix verify that STM32H755IIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H755IIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H755IIT6 meets industry standards.
7.What is the process for return or replacement of STM32H755IIT6?
All STM32H755IIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H755IIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H755IIT6 part is unused and in its original packaging.
Return procedure for STM32H755IIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H755IIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

