STMicroelectronics STM32H7A3IIK6
- Part No.:
- STM32H7A3IIK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H7A3IIK6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,083
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7A3IIK6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 2 Mbytes of flash memory, and ~1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM). It integrates dual Octo-SPI interfaces, FMC for NOR/SDRAM/NAND, two 16-bit ADCs (up to 24 channels, 3.6 MSPS), dual DACs, two op-amps, and hardware JPEG codec - deployed in industrial motor control and medical imaging systems.
For engineers reviewing the STM32H7A3IIK6 datasheet, STM32H7A3IIK6 pinout, STM32H7A3IIK6 application, or STM32H7A3IIK6 equivalent, key selection criteria include its 280 MHz Cortex-M7 core with L1 cache, dual-bank flash with read-while-write, SMPS support, 168 GPIOs (164 5-V-tolerant), and integrated LCD-TFT controller with Chrom-ART accelerator.
Technical Context
The STM32H7A3IIK6 implements a six-stage dual-issue Cortex-M7 core with Harvard architecture, 16 KB instruction and 16 KB data caches, and tightly coupled memory (64 KB ITCM, 128 KB DTCM) for deterministic real-time execution. Its interconnect uses three bus matrices (1 AXI, 2 AHB) and five DMA controllers including MDMA for high-bandwidth peripheral offload.
It features dual Octo-SPI interfaces supporting SDR/DTR modes up to 140/110 MHz, an FMC with 32-bit data bus for synchronous/asynchronous memories, and dual-domain power management (CPU domain + Smart Run Domain) enabling independent clock gating and sub-32 µA Stop mode with full RAM retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables real-time DSP, floating-point math, and secure partitioning. |
| Flash Memory | 2 Mbytes dual-bank with RWW - allows seamless firmware updates and background programming without halting execution. |
| RAM | ~1.4 Mbytes total: 192 KB TCM (64 KB ITCM + 128 KB DTCM), 1.18 MB user SRAM, 4 KB backup SRAM - guarantees low-latency code/data access and RTC-preserved state. |
| Analog Peripherals | 2× 16-bit ADCs (24 ch, 3.6 MSPS), 2× DACs (1× single + 1× dual-channel), 2× op-amps (8 MHz GBW), 2× comparators - supports precision sensor acquisition and closed-loop analog control. |
| Communication | 2× CAN FD + 1× TT-CAN, 6× SPI/I2S, 5× USART/UART + LPUART, 4× I2C FM+, 2× SDMMC, USB OTG HS/FS - meets automotive, industrial, and multimedia interface requirements. |
| Graphics & Media | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, GFXMMU - enables embedded GUI rendering without CPU overhead. |
| Power Management | SMPS step-down regulator, dual-domain power control (CD/SRD), Stop mode @ 32 µA with full RAM retention - extends battery life in portable and low-power edge devices. |
Pinout & Package
STM32H7A3IIK6 is packaged in WLCSP132 (4.57 × 4.37 mm), a wafer-level chip-scale package with 132 solder balls optimized for space-constrained applications. Pin functions are defined per ball position in ST's DS13195 Rev 8, Table 7 ("STM32H7A3xI/G pin/ball definition").
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.62–3.6 V operation; supports SMPS/LDO voltage scaling across Run/Stop modes. |
| VDDA, VSSA | Analog power and ground | Independent analog domain supply ensures ADC/DAC accuracy and noise immunity. |
| OSC_IN / OSC_OUT | External crystal oscillator input/output | Supports 4–50 MHz HSE for precise system timing and clock recovery (e.g., USB, CAN FD). |
| BOOT0 | Boot mode selection | High at reset selects system memory bootloader (USART/I2C/SPI/USB-DFU/FDCAN); enables field firmware recovery. |
| NRESET | Active-low reset input | Synchronizes internal reset logic; compatible with external supervisors and push-button reset circuits. |
| PA0–PK15 | General-purpose I/Os | Up to 168 pins with interrupt capability; 164 support 5-V tolerance - simplifies level-shifting in mixed-voltage systems. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-domain power architecture | CPU Domain (CD) and Smart Run Domain (SRD) operate independently - enables selective peripheral wake-up and sub-µA standby with RTC/LSE active. |
| Hardware JPEG codec | Accelerates JPEG encode/decode in real time - reduces CPU load by >90% vs software implementation for camera or display pipelines. |
| Chrom-ART Accelerator (DMA2D) | Performs 2D graphics operations (copy, fill, blend) without CPU involvement - enables smooth GUI animation on TFT displays. |
| Octo-SPI interfaces (2×) | Supports HyperRAM, PSRAM, NOR flash in SDR/DTR modes up to 140/110 MHz - delivers >500 MB/s effective bandwidth for external memory expansion. |
| Flexible memory controller (FMC) | 32-bit data bus supporting SRAM, PSRAM, NOR, NAND, and SDRAM - replaces external FPGA logic for legacy memory interfacing. |
Applications
| Industrial Motor Control | Medical Imaging Device |
|---|---|
Use Scenario: High-speed servo drive with field-oriented control (FOC), real-time current sensing, and encoder feedback. IC Role / Device Role / Timing Role: Primary MCU executing FOC algorithm at 280 MHz, sampling dual ADCs at 3.6 MSPS, generating PWM via advanced timers, and managing CAN FD communication with PLC. Use Value: Integrated DTCM RAM and hardware accelerators reduce loop latency to <1 µs; SMPS improves thermal efficiency in compact enclosures. | Use Scenario: Portable ultrasound probe with CMOS image sensor, analog front-end, and real-time beamforming. IC Role / Device Role / Timing Role: Central processor handling DCMI/PSSI sensor interface, JPEG compression of B-mode frames, and USB OTG HS data streaming to host PC. Use Value: Hardware JPEG codec cuts frame processing time from 12 ms to <1.5 ms; dual Octo-SPI enables fast boot from serial flash and buffer expansion with HyperRAM. |
| Smart Building HVAC Controller | Wearable Health Monitor Hub |
Use Scenario: Multi-zone HVAC unit with temperature/humidity sensing, fan speed control, and BACnet/IP over Ethernet. IC Role / Device Role / Timing Role: Main controller running RTOS, managing 2× ADCs for sensor fusion, driving 16-bit DACs for analog outputs, and executing TCP/IP stack via Ethernet PHY interface. Use Value: 1.4 MB RAM accommodates full TCP/IP stack + application logic; low-power Stop mode (<32 µA) extends battery backup runtime during grid outages. | Use Scenario: Wearable hub aggregating ECG, SpO₂, and motion data from multiple sensors, performing on-device AI inference, and syncing via BLE/USB. IC Role / Device Role / Timing Role: Host MCU acquiring analog signals via 16-bit ADCs, running lightweight neural network on Cortex-M7 FPU, and managing dual DACs for biofeedback actuation. Use Value: 64 KB ITCM + 128 KB DTCM enables deterministic inference latency; 5-V-tolerant I/Os simplify direct connection to legacy sensor modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B3IIK6 | Same pinout and peripherals, but adds 1 MB of additional on-chip SRAM (total 2.4 MB) and removes SMPS; includes TrustZone security extension. | Better suited for secure boot, encrypted firmware updates, and memory-intensive RTOS applications requiring >1.4 MB RAM. | Select when TrustZone-based secure enclave or larger contiguous SRAM is required over SMPS efficiency. |
| STM32H743VIT6 | LQFP100 package (100-pin), no SMPS, 2 MB flash, 1 MB RAM, identical Cortex-M7 core and peripheral set except missing Octo-SPI and reduced GPIO count (119 vs 168). | Targeted at cost-sensitive industrial HMI designs where external memory bandwidth is less critical than PCB area and BOM simplicity. | Select when footprint, supply chain availability, or absence of SMPS complexity outweighs need for Octo-SPI and ultra-low-power modes. |
Compared with STM32H7B3IIK6, the STM32H7A3IIK6 prioritizes power efficiency via integrated SMPS and broader low-power mode support, while STM32H743VIT6 trades package size and Octo-SPI capability for wider distributor stock and simpler power design - making each optimal for distinct thermal, security, and layout constraints.
Availability
STM32H7A3IIK6 is available at Aetrix Electronics and suitable for industrial motor control, medical imaging devices, smart building HVAC systems, and wearable health monitor hubs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H7A3IIK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time performance, rich connectivity, and graphics acceleration - specifically engineered for motor control, medical diagnostics, and intelligent edge devices with stringent power and security requirements.
FAQ
What is the maximum operating frequency and core configuration of the STM32H7A3IIK6?
The STM32H7A3IIK6 features a 32-bit Arm® Cortex®-M7 core with double-precision FPU, running at up to 280 MHz. It includes 16 KB instruction and 16 KB data caches, 64 KB ITCM RAM, and 128 KB DTCM RAM - delivering 599 DMIPS and 2.14 DMIPS/MHz (Dhrystone 2.1). This configuration enables deterministic real-time execution for complex control algorithms and signal processing tasks.
Does the STM32H7A3IIK6 support external memory interfaces, and which types are supported?
Yes, the STM32H7A3IIK6 supports multiple external memory interfaces: two Octo-SPI controllers (up to 140 MHz SDR / 110 MHz DTR) for HyperRAM, PSRAM, and NOR flash; and a flexible memory controller (FMC) supporting SRAM, PSRAM, NOR, NAND (8/16-bit), and SDRAM/LPSDR. These interfaces enable scalable memory expansion without external logic, critical for imaging, HMI, and data logging applications.
What low-power modes are available, and what is the lowest current consumption in each?
The STM32H7A3IIK6 offers Sleep, Stop, and Standby modes. In Stop mode with full RAM retention, current drops to 32 µA; in Standby mode with Backup SRAM OFF and RTC/LSE ON, it consumes 2.8 µA; with VBAT active (RTC + LSE), consumption is 0.8 µA. Dual-domain power management (CPU Domain + Smart Run Domain) allows selective peripheral activation and independent clock gating to minimize dynamic power.
Is the STM32H7A3IIK6 pin-compatible with other STM32H7 series MCUs, and what package does it use?
The STM32H7A3IIK6 uses the WLCSP132 (4.57 × 4.37 mm) package and is not pin-compatible with LQFP or BGA variants of the H7 family due to differing ball/pin counts and signal mapping. However, it shares identical peripheral sets and register compatibility with other STM32H7A3xI devices (e.g., STM32H7A3IIT6 in LQFP176), enabling software reuse across form factors when migrating to larger packages for prototyping or higher I/O needs.
STM32H7A3IIK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 24x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7A3IIK6 FAQ
1.How can I place an order for STM32H7A3IIK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7A3IIK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7A3IIK6 reliable?
The price and inventory of STM32H7A3IIK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7A3IIK6 is usually 5 days.
3.What payment methods are accepted for STM32H7A3IIK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7A3IIK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7A3IIK6?
STM32H7A3IIK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7A3IIK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7A3IIK6?
For technical support, including STM32H7A3IIK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7A3IIK6 requirements.
6.How does Aetrix verify that STM32H7A3IIK6 is sourced from the original manufacturer or authorized distributors?
All STM32H7A3IIK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7A3IIK6 meets industry standards.
7.What is the process for return or replacement of STM32H7A3IIK6?
All STM32H7A3IIK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7A3IIK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7A3IIK6 part is unused and in its original packaging.
Return procedure for STM32H7A3IIK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7A3IIK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

