STMicroelectronics STM32H7A3LIH6Q
- Part No.:
- STM32H7A3LIH6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 225-TFBGA
- Datasheet:
-
STM32H7A3LIH6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 225TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7A3LIH6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 16 KB instruction and 16 KB data cache, 1 MB flash (dual-bank), and ~1.4 MB RAM including 64 KB ITCM + 128 KB DTCM. It integrates dual Octo-SPI interfaces, FMC, two ADCs (up to 24 channels, 3.6 MSPS), dual DACs, two op-amps, and SMPS support - deployed in industrial PLCs and motor control systems.
For engineers reviewing the STM32H7A3LIH6Q datasheet, STM32H7A3LIH6Q pinout, STM32H7A3LIH6Q application, or STM32H7A3LIH6Q equivalent, key selection criteria include verified 280 MHz real-time performance, deterministic TCM memory mapping for time-critical routines, dual-bank flash for seamless firmware updates, SMPS integration for high-efficiency power conversion, and validated 168 GPIO count with 164 5-V-tolerant pins.
Technical Context
The STM32H7A3LIH6Q implements a six-stage dual-issue Cortex-M7 core with dynamic branch prediction and Harvard architecture, enabling deterministic execution of DSP-intensive algorithms. Its L1 cache hierarchy (16 KB I-cache + 16 KB D-cache) is fed directly from 128-bit embedded flash, achieving single-cycle cache-line fill for sustained 280 MHz operation.
Memory subsystem includes three independent domains: CPU domain (CD) with 64 KB ITCM/128 KB DTCM for latency-critical code/data, Smart Run Domain (SRD) hosting RTC, backup SRAM, and low-power peripherals, and AXI/AHB interconnect supporting concurrent access to 1 MB flash, 1.18 MB user SRAM, and external memories via FMC or dual Octo-SPI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU |
| Flash Memory | 1024 KB dual-bank flash with read-while-write and ECC |
| RAM | 192 KB TCM (64 KB ITCM + 128 KB DTCM) + 1.18 MB user SRAM + 4 KB backup SRAM |
| Octo-SPI Interfaces | 2x Octo-SPI supporting SRD/DTR modes up to 140/110 MHz for HyperRAM/NOR/PSRAM |
| ADC/DAC | 2× 16-bit ADCs (24 ch, 3.6 MSPS); 1× single-channel + 1× dual-channel 12-bit DAC |
| Power Management | Integrated SMPS step-down converter; Stop mode current down to 32 µA with full RAM retention |
| Package | UFBGA176+25 (10 × 10 mm, 176 balls + 25 dedicated for VSS/VDD) |
| Operating Range | −40 °C to +85 °C ambient; 1.62–3.6 V supply with voltage scaling |
Pinout & Package
STM32H7A3LIH6Q is housed in a UFBGA176+25 package (10 × 10 mm, 0.65 mm pitch), featuring 176 signal balls plus 25 dedicated VSS/VDD balls for robust power integrity and EMI suppression. The package supports 168 GPIOs (164 5-V-tolerant), with dedicated pins for SMPS feedback (VFBSMPS), core voltage regulation (VCAP, VDDLDO), and separate SDMMC supply (VDDMMC).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 176+25 ball layout allocates 25 dedicated balls exclusively for power/ground distribution, minimizing IR drop and noise coupling |
| PF14–PF15, PG0–PG15 | Octo-SPI1/Octo-SPI2 signals | Dedicated high-speed routing for DQS-stabilized DTR mode; supports 110 MHz dual-channel HyperRAM interface |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 168 total GPIOs with configurable pull-up/down, interrupt capability, and fast toggle (≤133 MHz) |
| VFBSMPS, VCAP | SMPS feedback and LDO stabilization | Enables direct connection to external SMPS controller; VCAP decouples internal LDO for stable 1.2 V core rail |
| VDDMMC | Dedicated SDMMC supply | Independent 1.7–3.6 V input allows SDIO operation at different voltage than main I/O domain |
| NRESET | Asynchronous reset input | Active-low, Schmitt-triggered, compatible with open-drain reset supervisors and push-button debouncing |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with RWW | Enables live firmware updates without halting CPU execution - critical for industrial OTA deployments |
| TCM memory architecture | 64 KB ITCM + 128 KB DTCM provides zero-wait-state, deterministic access for real-time control loops |
| Integrated SMPS controller | Reduces external BOM count by eliminating discrete buck converter; supports >90% efficiency at 1 A load |
| Dual Octo-SPI with DQS | Allows simultaneous boot from one Octo-SPI and execute-in-place (XIP) from the other - no external SDRAM required |
| 164 5-V-tolerant I/Os | Eliminates level-shifter ICs when interfacing with legacy 5 V peripherals like RS-485 transceivers or industrial sensors |
| DFSDM with 8+1 filters | Supports oversampling and digital filtering of sigma-delta modulator outputs - enables high-resolution sensor acquisition without external ASIC |
Applications
| Industrial PLC Controller | Motor Drive Inverter |
|---|---|
Use Scenario: Real-time logic execution, analog I/O conditioning, and fieldbus communication in cabinet-mounted programmable logic controllers. IC Role / Device Role / Timing Role: Primary MCU executing IEC 61131-3 ladder logic with sub-millisecond cycle times; manages EtherCAT slave timing via hardware timestamping. Use Value: 280 MHz Cortex-M7 + 192 KB TCM ensures deterministic scan cycles; dual Octo-SPI enables local HMI storage and firmware rollback without external flash. | Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and servo drives. IC Role / Device Role / Timing Role: Real-time PWM generation (TIM1/TIM8), ADC sampling synchronization, and current reconstruction using dual 3.6 MSPS ADCs. Use Value: 128 KB DTCM hosts FOC algorithm with zero cache miss penalty; integrated SMPS powers gate drivers directly from 24 V bus. |
| Medical Imaging Subsystem | Smart Energy Gateway |
Use Scenario: Signal preprocessing and JPEG compression for portable ultrasound probe front-ends with CMOS sensor interface. IC Role / Device Role / Timing Role: DCMI/PSSI interface captures raw sensor frames; hardware JPEG codec offloads CPU during image encoding. Use Value: Dual ADCs digitize analog beamformer outputs at 3.6 MSPS; Chrom-ART DMA2D accelerates UI rendering on embedded LCD-TFT display. | Use Scenario: Secure edge node aggregating smart meter data via multiple protocols (M-Bus, DLMS, LoRaWAN) with local analytics. IC Role / Device Role / Timing Role: Cryptographic co-processor (AES-256, TRNG, PKA) secures firmware updates; FDCAN/TT-CAN interfaces with utility-side controllers. Use Value: 1 MB flash stores dual secure boot images; active tamper detection (3 passive + 2 active pins) meets IEC 62443-3-3 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B3LIH6Q | Same package and pinout; adds 1 MB additional flash (2 MB total), 1 extra ADC channel, and enhanced security (AES-256, PKA) | Required for secure boot with encrypted firmware and public-key cryptography in IoT gateways | Select when cryptographic acceleration and larger code space outweigh cost premium |
| STM32H743VIH6 | LQFP100 package (100-pin); lacks SMPS, has 2 MB flash but only 1 Octo-SPI; no VDDMMC pad | Suitable for cost-sensitive designs where external buck regulator is acceptable and SDMMC voltage flexibility is not needed | Select for prototyping or lower-volume industrial HMI where thermal management favors LQFP over UFBGA |
Compared with STM32H7B3LIH6Q, the STM32H7A3LIH6Q trades flash capacity and crypto features for lower unit cost and identical SMPS integration; versus STM32H743VIH6, it delivers superior power efficiency and memory expansion via dual Octo-SPI at the expense of pin count and package thermal profile.
Availability
STM32H7A3LIH6Q is available at Aetrix Electronics and suitable for industrial PLCs, motor drive inverters, medical imaging subsystems, and smart energy gateways requiring stable component supply across extended product lifecycles.
Supply support for STM32H7A3LIH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich peripheral integration, and energy efficiency - specifically engineered for industrial automation, motor control, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32H7A3LIH6Q achieves 280 MHz through its Arm Cortex-M7 core with six-stage dual-issue pipeline and dynamic branch prediction. This frequency is sustained by feeding the core from 128-bit wide embedded flash with 16 KB instruction and 16 KB data caches, enabling single-cycle cache-line fills. Voltage scaling (VOS0) and proper PCB layout for VCAP decoupling are required to maintain stability at this speed.
Does STM32H7A3LIH6Q support hardware encryption and secure boot?
Yes, it includes a true random number generator (TRNG) compliant with NIST SP 800-90B, hardware AES-128/256 engines, and secure firmware upgrade support with ROP and PC-ROP protection. However, unlike the H7B3 variant, it lacks the Public Key Accelerator (PKA) for RSA/ECC operations. Secure boot relies on embedded ROM bootloader with hash-based signature verification.
How does the SMPS interface function and what external components are required?
The integrated SMPS controller requires external components: a power inductor, MOSFETs (high-side and low-side), feedback resistors, and output capacitors. VFBSMPS pin monitors output voltage via resistor divider; VCAP stabilizes internal LDO. The SMPS can directly supply VCORE or an external circuit, reducing system-level power loss by up to 30% compared to LDO-only solutions.
Can both Octo-SPI interfaces operate simultaneously, and what memory types do they support?
Yes, both Octo-SPI interfaces operate concurrently in muxed mode. They support serial PSRAM, NOR flash, HyperRAM, and Hyperflash in SDR and DTR modes - up to 140 MHz in SDR and 110 MHz in DTR. Each interface uses dedicated DQS lines for timing margin improvement, and both support XIP (execute-in-place) and memory-mapped reads, enabling boot-from-Octo-SPI and dual-memory architectures.
STM32H7A3LIH6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 225-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 24x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7A3LIH6Q FAQ
1.How can I place an order for STM32H7A3LIH6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7A3LIH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7A3LIH6Q reliable?
The price and inventory of STM32H7A3LIH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7A3LIH6Q is usually 5 days.
3.What payment methods are accepted for STM32H7A3LIH6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7A3LIH6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7A3LIH6Q?
STM32H7A3LIH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7A3LIH6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7A3LIH6Q?
For technical support, including STM32H7A3LIH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7A3LIH6Q requirements.
6.How does Aetrix verify that STM32H7A3LIH6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7A3LIH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7A3LIH6Q meets industry standards.
7.What is the process for return or replacement of STM32H7A3LIH6Q?
All STM32H7A3LIH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7A3LIH6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7A3LIH6Q part is unused and in its original packaging.
Return procedure for STM32H7A3LIH6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7A3LIH6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

