STMicroelectronics STM32H7A3NIH6Q
- Part No.:
- STM32H7A3NIH6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 216-TFBGA
- Datasheet:
-
STM32H7A3NIH6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 216TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,239
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7A3NIH6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz, featuring dual-precision FPU, 16 KB instruction/16 KB data cache, 2 MB flash, and ~1.4 MB RAM (including 64 KB ITCM + 128 KB DTCM). It integrates dual Octo-SPI interfaces, FMC, 2x ADCs (16-bit, 3.6 MSPS), 2x DACs, 2x op-amps, and supports CAN FD and TT-CAN - deployed in industrial PLCs and motor control systems.
For engineers reviewing the STM32H7A3NIH6Q datasheet, STM32H7A3NIH6Q pinout, STM32H7A3NIH6Q application, or STM32H7A3NIH6Q equivalent, key selection considerations include its 280 MHz Cortex-M7 core with L1 cache, SMPS-integrated power architecture, dual-bank flash with RWW, TCM RAM allocation for real-time routines, and package-specific peripheral availability in UFBGA169 (7 × 7 mm).
Technical Context
The device implements a Harvard-architecture Cortex-M7 core with six-stage dual-issue pipeline and dynamic branch prediction, enabling deterministic execution of time-critical firmware. Its memory subsystem includes AXI/AHB bus matrices, three independent power domains (CPU, SRD, Backup), and hardware-accelerated peripherals including JPEG codec, Chrom-ART DMA2D, and GFXMMU for graphics offload.
Peripherals are distributed across four APB, three AHB, and one AXI interconnect; clocking uses three fractional PLLs (system + two kernel), while power management leverages SMPS step-down regulator, scalable LDO, and VOS voltage scaling modes to achieve 32 µA Stop mode with full RAM retention and 0.8 µA VBAT operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and 16 KB I-cache / 16 KB D-cache - enables high-throughput signal processing and real-time determinism. |
| Memory | 2 MB dual-bank flash (RWW support) + 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM) + 1.18 MB user SRAM - allows concurrent code execution and data buffering without cache thrashing. |
| Timing Interfaces | 3× PLLs with fractional mode - provides precise clock synthesis for USB HS, audio I2S, and Ethernet PHY timing requirements. |
| Analog Peripherals | 2× 16-bit ADCs (24-channel, 3.6 MSPS total) + 1× dual-channel + 1× single-channel 12-bit DAC - supports closed-loop motor control with synchronized sampling and waveform generation. |
| Communication | 2× CAN FD + 1× TT-CAN + 6× SPI/I2S + 5× USART/UART + 2× SDMMC - enables multi-protocol industrial fieldbus integration and high-speed sensor/data acquisition. |
| Power Management | Integrated SMPS step-down converter + scalable LDO + 3 power domains - reduces external BOM count and enables sub-µA battery-backed RTC operation. |
| Package | UFBGA169 (7 × 7 mm, 0.5 mm pitch) - supports high-density PCB layout with 168 GPIOs (164 5-V-tolerant) and thermal performance suitable for industrial ambient (−40 to +85 °C). |
Pinout & Package
STM32H7A3NIH6Q is housed in a 169-ball Ultra-Fine-Pitch Ball Grid Array (UFBGA169) package measuring 7 mm × 7 mm with 0.5 mm ball pitch, compliant with ECOPACK2 environmental standards. The package supports 168 general-purpose I/Os, including 164 5-V-tolerant pins, and features dedicated power/ground balls for noise-sensitive analog and digital domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.62–3.6 V input; decoupling required per STM32H7A3xI/G layout guidelines to maintain 280 MHz stability. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.62–3.6 V rail; must be filtered separately to ensure <1 LSB error in 16-bit ADC conversions. |
| VBAT | Backup domain supply | Supports RTC and 4 KB backup SRAM during main power loss; accepts 1.65–3.6 V with integrated charging circuit. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | Accepts 4–50 MHz external crystal; required for USB HS, Ethernet, or precise timing applications. |
| BOOT0 | Boot mode selection | Pulled low for main flash boot; used with system memory bootloader via USART/I2C/SPI/USB-DFU/FDCAN. |
| NRESET | Active-low reset input | Synchronizes internal state machines; compatible with external supervisor ICs meeting tRESET ≥ 20 µs requirement. |
| PA0–PK15 | General-purpose I/O banks | 168 total GPIOs with interrupt capability; fast I/Os rated up to 133 MHz; most support 5-V tolerance on input. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Octo-SPI interfaces | Supports HyperRAM, PSRAM, NOR flash at up to 140 MHz SDR / 110 MHz DTR - enables external memory expansion with DDR-like bandwidth for GUI/framebuffer storage. |
| Flexible memory controller (FMC) | 32-bit data bus supporting SRAM, PSRAM, NOR, NAND, and SDRAM - allows direct connection to legacy industrial displays or FPGA co-processors. |
| Graphics acceleration | Chrom-ART DMA2D + LCD-TFT controller + JPEG codec - offloads CPU from pixel blending, image decompression, and display refresh tasks. |
| Dual-domain power management | CPU domain (CD) and Smart Run Domain (SRD) independently gated - permits selective peripheral wake-up without full core restart, reducing latency in sensor-triggered events. |
| Security peripherals | ROP, PC-ROP, active tamper detection, secure firmware upgrade - meets IEC 62443-3-3 SL2 requirements for industrial firmware integrity. |
Applications
| Industrial PLC | Medical Imaging Device |
|---|---|
Use Scenario: Real-time logic execution and multi-axis motion control in programmable logic controllers with fieldbus connectivity. IC Role / Device Role / Timing Role: Primary application processor managing ladder logic, PWM generation for servo drives, and CAN FD communication with I/O modules. Use Value: 280 MHz Cortex-M7 + 128 KB DTCM RAM ensures sub-100 µs interrupt response for safety-critical motion sequences. | Use Scenario: Portable ultrasound or endoscopic imaging system requiring low-latency image capture, JPEG compression, and TFT display output. IC Role / Device Role / Timing Role: Central imaging controller handling DCMI/PSSI sensor interface, hardware JPEG encode/decode, and LCD-TFT timing generation. Use Value: Integrated Chrom-ART DMA2D and JPEG codec reduce host CPU load by >70% versus software-only implementations. |
| Smart HVAC Controller | Wearable Health Monitor |
Use Scenario: Networked building automation node integrating temperature/humidity sensing, fan control, and BACnet/IP over Ethernet. IC Role / Device Role / Timing Role: System-on-chip managing analog sensor conditioning, PID loop execution, and dual CAN FD for fieldbus interoperability. Use Value: Dual 16-bit ADCs with 3.6 MSPS sampling enable simultaneous multi-sensor acquisition without external muxing. | Use Scenario: Battery-powered ECG/PPG wearable requiring ultra-low-power operation, analog front-end signal conditioning, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Low-power application processor running sensor fusion algorithms, managing DFSDM sigma-delta filters, and driving BLE stack. Use Value: Standby current of 2.8 µA (RTC/LSE ON) extends battery life to >6 months on a 100 mAh coin cell. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B3IIK6 | Same 280 MHz Cortex-M7 core, 2 MB flash, but adds 1 MB SRAM and removes SMPS; uses LQFP176 package. | Lacks integrated SMPS, requiring external DC-DC; larger footprint limits space-constrained designs. | Select when higher SRAM capacity is critical and board area allows LQFP176. |
| STM32H743VIT6 | 280 MHz Cortex-M7 with 2 MB flash, 1 MB RAM, no SMPS, and LQFP100 package; lacks TT-CAN and DFSDM2. | Missing time-triggered CAN and second DFSDM unit - unsuitable for automotive safety-critical or high-channel sigma-delta sensor systems. | Choose only if TT-CAN and DFSDM2 are not required and legacy LQFP100 compatibility is mandatory. |
Compared with STM32H7B3IIK6 and STM32H743VIT6, the STM32H7A3NIH6Q uniquely combines integrated SMPS, TT-CAN, dual DFSDM, and UFBGA169 packaging - making it optimal for compact, power-sensitive industrial edge nodes requiring deterministic real-time control and multi-protocol fieldbus support.
Availability
STM32H7A3NIH6Q is available at Aetrix Electronics and suitable for industrial PLCs, medical imaging devices, smart HVAC controllers, and wearable health monitors requiring stable component supply across extended product lifecycles.
Supply support for STM32H7A3NIH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with over 45 years of industrial design-in experience.
The STM32H7 series targets high-end embedded applications demanding real-time performance, graphics capability, and functional safety - designed specifically for industrial automation, medical equipment, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7A3NIH6Q?
The STM32H7A3NIH6Q operates at up to 280 MHz with a supply voltage range of 1.62 V to 3.6 V. At voltages below 2.7 V, the I/O high-speed low-voltage (HSLV) feature must be enabled for full-speed operation on compatible pins. The device supports voltage scaling (VOS0–VOS3) to optimize performance versus power consumption in Run and Stop modes.
Does STM32H7A3NIH6Q include hardware security features for firmware protection?
Yes - it integrates Read-Out Protection (ROP), PC-ROP (Program Counter Read-Out Protection), active tamper detection with dedicated pins, and secure firmware upgrade mechanisms. These features support secure boot and runtime integrity verification, aligning with IEC 62443-3-3 SL2 requirements for industrial control systems.
How many analog-to-digital converters does STM32H7A3NIH6Q provide, and what are their key specifications?
It includes two 16-bit ADCs supporting up to 24 channels total and a combined sampling rate of 3.6 MSPS. Both ADCs share common analog inputs and support hardware oversampling, injected/conversion sequencing, and analog watchdogs - enabling precise multi-sensor acquisition for motor control and condition monitoring.
What external memory interfaces are supported, and what are their maximum clock rates?
The device supports two Octo-SPI interfaces (up to 140 MHz SDR / 110 MHz DTR), a Flexible Memory Controller (FMC) for NOR/PSRAM/SDRAM/NAND (up to 125 MHz synchronous), and two SDMMC interfaces (up to 133 MHz). These allow direct attachment of serial and parallel memories without external glue logic.
STM32H7A3NIH6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 216-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 166
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 20x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7A3NIH6Q FAQ
1.How can I place an order for STM32H7A3NIH6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7A3NIH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7A3NIH6Q reliable?
The price and inventory of STM32H7A3NIH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7A3NIH6Q is usually 5 days.
3.What payment methods are accepted for STM32H7A3NIH6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7A3NIH6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7A3NIH6Q?
STM32H7A3NIH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7A3NIH6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7A3NIH6Q?
For technical support, including STM32H7A3NIH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7A3NIH6Q requirements.
6.How does Aetrix verify that STM32H7A3NIH6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7A3NIH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7A3NIH6Q meets industry standards.
7.What is the process for return or replacement of STM32H7A3NIH6Q?
All STM32H7A3NIH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7A3NIH6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7A3NIH6Q part is unused and in its original packaging.
Return procedure for STM32H7A3NIH6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7A3NIH6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

