STMicroelectronics STM32H7A3QIY6QTR
- Part No.:
- STM32H7A3QIY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA, WLCSP
- Datasheet:
-
STM32H7A3QIY6QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 132WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7A3QIY6QTR from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 2 Mbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator. It targets high-performance embedded applications requiring real-time signal processing, graphics acceleration, and multi-interface connectivity - such as industrial HMIs and motor control gateways.
For engineers reviewing the STM32H7A3QIY6QTR datasheet, STM32H7A3QIY6QTR pinout, STM32H7A3QIY6QTR application, or STM32H7A3QIY6QTR equivalent, key selection criteria include its dual-bank flash with read-while-write, octo-SPI interfaces supporting HyperRAM at 140 MHz SDR, LCD-TFT controller with XGA support, hardware JPEG codec, and 2× CAN FD + 1× TT-CAN controllers.
Technical Context
The device implements a six-stage dual-issue Cortex-M7 core with Harvard architecture, 16 KB instruction and 16 KB data caches, enabling single-cycle cache-line fill from 128-bit embedded flash. Its interconnect matrix comprises one AXI and two AHB bus matrices with five DMA controllers - including a high-speed MDMA - to offload CPU bandwidth for concurrent peripheral streaming.
Power architecture features two independent domains: CPU Domain (CD) and Smart Run Domain (SRD), each with configurable clock gating and voltage scaling. The integrated SMPS step-down converter directly supplies VCORE, reducing system BOM count and improving efficiency over LDO-only solutions in battery- or thermally constrained designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables deterministic real-time control with DSP instruction support. |
| Flash Memory | 2 Mbytes dual-bank flash with read-while-write - allows seamless firmware updates without halting execution. |
| RAM | ~1.4 Mbytes total: 64 KB ITCM + 128 KB DTCM + 1.18 MB user SRAM + 4 KB backup SRAM - supports time-critical routines and large buffer allocations. |
| Octo-SPI | 2× Octo-SPI interfaces, up to 140 MHz SDR / 110 MHz DTR - enables direct attachment of serial PSRAM, HyperRAM, or NOR flash with low-latency access. |
| Graphics | LCD-TFT controller (XGA), Chrom-ART Accelerator (DMA2D), hardware JPEG codec - reduces CPU load for GUI rendering and image compression/decompression. |
| Connectivity | 2× CAN FD + 1× TT-CAN, 6× SPI/I2S, 5× USART/UART/LPUART, 4× I2C, 2× SDMMC, USB OTG HS/FS - supports complex industrial and automotive communication stacks. |
| Analog | 2× 16-bit ADCs (up to 24 channels, 3.6 MSPS), 2× DACs (1× single-channel + 1× dual-channel), 2× op-amps, 2× comparators - enables high-fidelity sensor acquisition and analog feedback loops. |
| Power Modes | Stop mode: 32 µA with full RAM retention; Standby: 2.8 µA (RTC/LSE on); VBAT: 0.8 µA - suitable for battery-backed always-on monitoring systems. |
Pinout & Package
STM32H7A3QIY6QTR is housed in a WLCSP132 package (4.57 × 4.37 mm), optimized for space-constrained portable and wearable applications. This ultra-compact wafer-level chip-scale package features 132 solder bumps with I/Os arranged in a 12×11 grid, supporting fine-pitch PCB assembly and thermal performance comparable to larger QFN alternatives.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.62–3.6 V operation; decoupling required per layout guidelines to maintain 280 MHz stability. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.62–3.6 V rail for ADC/DAC/OPAMP reference integrity; must be filtered separately. |
| OSC_IN, OSC_OUT | HSE crystal oscillator terminals | Supports 4–50 MHz external crystal; essential for precise timing in USB, Ethernet, or audio clock trees. |
| BOOT0 | Boot mode selection | Pulled low during reset to boot from main flash; critical for field firmware recovery via UART/USB DFU. |
| NRESET | External reset input | Active-low asynchronous reset; synchronizes internal state machines and clears all registers. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 168 GPIOs with interrupt capability; 164 are 5-V-tolerant - simplifies level-shifting in mixed-voltage systems. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with RWW | Enables live firmware patching and secure OTA updates without application interruption or external memory. |
| Integrated SMPS regulator | Reduces external component count and improves efficiency vs. LDO-based power delivery, especially under dynamic load. |
| Chrom-ART Accelerator (DMA2D) | Offloads 2D graphics operations (copy, fill, blend) from CPU - cuts GUI rendering latency by >70% in HMI applications. |
| Hardware JPEG codec | Compresses/decompresses JPEG images in <10 ms at 1 MPix resolution - eliminates need for external vision processors. |
| DFSDM with 8+1 filters | Supports simultaneous sigma-delta modulator inputs for high-resolution current/voltage sensing in motor drives. |
| Flexible memory controller (FMC) | Interfaces with parallel NOR/NAND/SDRAM - enables expansion beyond on-chip memory for data logging or display frame buffers. |
Applications
| Industrial Motor Control Gateway | Medical Portable Ultrasound Front-End |
|---|---|
Use Scenario: Real-time coordination of multiple servo drives, fieldbus communication (CAN FD), and local HMI rendering on a compact PCB. IC Role / Device Role / Timing Role: Central controller executing FOC algorithms, managing dual CAN FD buses for drive synchronization, and driving TFT-LCD via LTDC with DMA2D-accelerated overlays. Use Value: 280 MHz M7 core + DTCM RAM ensures sub-10 µs loop closure; octo-SPI interfaces external HyperRAM for waveform buffering without DRAM complexity. | Use Scenario: Battery-powered handheld ultrasound unit acquiring RF echo data from phased-array transducers and rendering B-mode images. IC Role / Device Role / Timing Role: Signal processor interfacing with sigma-delta ADCs via DFSDM, performing beamforming in DTCM, and compressing frames using hardware JPEG before display. Use Value: Integrated DFSDM with 8-channel filter bank replaces external digital filters; JPEG codec reduces host CPU load by 45% versus software encoding. |
| Smart Building HVAC Controller | Wearable Health Monitor Hub |
Use Scenario: Multi-sensor environmental controller integrating CO₂, humidity, temperature, and air quality sensors with BACnet/IP and Modbus RTU gateways. IC Role / Device Role / Timing Role: Main MCU handling sensor fusion (ADC + temp sensors), running lightweight TCP/IP stack, and managing dual SDMMC for local log storage and firmware updates. Use Value: Dual SDMMC interfaces allow redundant logging and hot-swappable update cards; 2 MB flash stores full protocol stacks plus encrypted configuration. | Use Scenario: Compact wrist-worn device aggregating ECG, SpO₂, and motion data, then wirelessly transmitting processed metrics to smartphone. IC Role / Device Role / Timing Role: Low-power sensor hub with 2× ultra-low-power comparators for ECG threshold detection, LPUART for BLE co-processor interface, and VBAT mode for RTC-backed event logging. Use Value: Standby current of 2.8 µA extends battery life to >14 days; 5-V-tolerant I/Os simplify connection to legacy analog sensor modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B3IIT6 | Same pinout and peripheral set but includes 1 MB additional flash (3 MB total) and no SMPS; uses LDO only. | Better suited for cost-sensitive designs where external SMPS is acceptable and larger code footprint is needed. | Select when higher flash density is required and board-level power design already includes efficient DC-DC conversion. |
| STM32H743VIT6 | LQFP100 package (100-pin), no SMPS, lower max frequency (480 MHz Cortex-M7 but limited to 400 MHz due to package thermal limits), no octo-SPI. | Targeted at legacy industrial PLCs needing more GPIOs than WLCSP allows but less memory bandwidth than H7A3 series. | Choose only if existing LQFP100 layout reuse is mandatory and octo-SPI/HyperRAM support is not required. |
Compared with STM32H7B3IIT6, the STM32H7A3QIY6QTR trades flash capacity for integrated SMPS and octo-SPI - making it superior for space- and power-constrained edge devices. Versus STM32H743VIT6, it offers smaller footprint, better power efficiency, and modern memory interfaces at the cost of fewer general-purpose pins.
Availability
STM32H7A3QIY6QTR is available at Aetrix Electronics and suitable for industrial motor control gateways, portable medical imaging front-ends, and smart building HVAC controllers requiring stable component supply across extended product lifecycles.
Supply support for STM32H7A3QIY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time performance, rich connectivity, and advanced graphics - with the H7A3 variant specifically optimized for compact, power-efficient designs leveraging SMPS and octo-SPI memory expansion.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7A3QIY6QTR?
The STM32H7A3QIY6QTR operates at up to 280 MHz across an ambient temperature range of −40 to +85 °C and a supply voltage range of 1.62 V to 3.6 V. At voltages below 2.7 V, the I/O high-speed low-voltage (HSLV) feature must be enabled for optimal timing performance on compatible pins.
Does STM32H7A3QIY6QTR support hardware encryption or secure boot features?
Yes - it includes Read-Out Protection (ROP), PC-ROP (Program Counter Read-Out Protection), active tamper detection with dedicated pins, and secure firmware upgrade mechanisms. These features enable secure boot chain implementation and protection against physical and logical attacks during field deployment.
Can the STM32H7A3QIY6QTR drive an RGB888 TFT display without external memory?
Yes - its integrated LCD-TFT controller supports up to XGA (1024×768) resolution with RGB888 interface, and the 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM) can serve as frame buffer for smaller displays. For full XGA, external memory via octo-SPI or FMC is recommended to avoid consuming user SRAM.
How many CAN interfaces does STM32H7A3QIY6QTR support, and what protocols are implemented?
The device integrates three CAN controllers: two support CAN FD (up to 5 Mbps data phase), and one implements time-triggered CAN (TT-CAN) compliant with ISO 11898-1:2015. All share common message RAM and filtering logic, enabling synchronized multi-bus diagnostics and control in automotive and industrial networks.
STM32H7A3QIY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA, WLCSP
- Series:
- STM32H7
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 87
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 17x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7A3QIY6QTR FAQ
1.How can I place an order for STM32H7A3QIY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7A3QIY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7A3QIY6QTR reliable?
The price and inventory of STM32H7A3QIY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7A3QIY6QTR is usually 5 days.
3.What payment methods are accepted for STM32H7A3QIY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7A3QIY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7A3QIY6QTR?
STM32H7A3QIY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7A3QIY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7A3QIY6QTR?
For technical support, including STM32H7A3QIY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7A3QIY6QTR requirements.
6.How does Aetrix verify that STM32H7A3QIY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32H7A3QIY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7A3QIY6QTR meets industry standards.
7.What is the process for return or replacement of STM32H7A3QIY6QTR?
All STM32H7A3QIY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7A3QIY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7A3QIY6QTR part is unused and in its original packaging.
Return procedure for STM32H7A3QIY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7A3QIY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
