STMicroelectronics STM32H7A3VIH6Q
- Part No.:
- STM32H7A3VIH6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
STM32H7A3VIH6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,555
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7A3VIH6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 2 Mbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator. It features dual Octo-SPI interfaces, FMC for NOR/SDRAM/NAND, two 16-bit ADCs (up to 24 channels, 3.6 MSPS), dual DACs, two op-amps, and hardware JPEG codec - deployed in industrial PLCs, motor drives, and medical imaging systems.
For engineers reviewing the STM32H7A3VIH6Q datasheet, STM32H7A3VIH6Q pinout, STM32H7A3VIH6Q application, or STM32H7A3VIH6Q equivalent, key selection criteria include verified 280 MHz CPU performance with L1 cache, confirmed SMPS integration for power efficiency, validated dual Octo-SPI timing (140 MHz SDR / 110 MHz DTR), and package-specific GPIO count (168 I/Os in UFBGA176+25).
Technical Context
The STM32H7A3VIH6Q implements a six-stage dual-issue Cortex-M7 core with Harvard architecture, 16 KB instruction and 16 KB data caches, and deterministic TCM memory access (64 KB ITCM + 128 KB DTCM) for time-critical routines. Its interconnect matrix comprises one AXI and two AHB bus matrices with five DMA controllers including MDMA for high-speed peripheral offload.
It integrates three PLLs (system + two kernel clocks) with fractional mode, dual 16-bit ADCs supporting simultaneous sampling across 24 channels, and two DFSDM units (8-channel + 2-channel) for sigma-delta sensor interfacing. The device supports two CAN FD controllers and one time-triggered CAN (TT-CAN), plus LCD-TFT controller with Chrom-ART DMA2D acceleration and hardware JPEG compression/decompression.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables real-time DSP algorithms and secure RTOS partitioning. |
| Flash / RAM | 2 Mbytes flash (RWW support) + ~1.4 Mbytes RAM (64 KB ITCM + 128 KB DTCM + 1.18 MB SRAM + 4 KB backup) - allows large firmware images and real-time buffer allocation. |
| Octo-SPI | 2× Octo-SPI interfaces, up to 140 MHz SDR / 110 MHz DTR - supports HyperRAM, PSRAM, and serial NOR with deterministic low-latency access. |
| Analog Peripherals | 2× 16-bit ADCs (24 ch, 3.6 MSPS), 2× DACs (1× single + 1× dual channel), 2× op-amps (8 MHz GBW), 2× comparators - enables closed-loop motor control and sensor signal conditioning. |
| Power Management | Integrated SMPS step-down converter + configurable LDO + VBAT charging - reduces external BOM count and enables sub-3 µA standby current (RTC/LSE active). |
| Package | UFBGA176+25 (10 × 10 mm, 0.65 mm pitch) - provides 168 I/Os with 164 5-V-tolerant pins for mixed-voltage system interfacing. |
| Temperature Range | −40 °C to +85 °C ambient - qualified for industrial and medical equipment deployment without derating. |
Pinout & Package
STM32H7A3VIH6Q is housed in a 176+25-ball UFBGA package (10 × 10 mm, 0.65 mm pitch) with 168 user I/Os, including 164 5-V-tolerant pins and dedicated power/ground balls for noise-sensitive analog and digital domains. Pin functions are validated per DS13195 Rev 8 Table 7 (pin/ball definition) and RM0455 Section 11.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Digital power supply / ground | Core logic domain (1.62–3.6 V); separate VDDA/VSSA required for analog accuracy. |
| VDDA, VSSA | Analog power supply / ground | Must be filtered and decoupled independently; powers ADC/DAC/OPAMP/COMP blocks. |
| VCAP, VDDLDO | LDO output capacitor node | Requires 2.2 µF ceramic capacitor to stabilize internal 1.2 V regulator output. |
| VDDSMPS, VSSSMPS | SMPS input / return | Connects to external inductor; enables direct core voltage regulation (1.0–1.3 V) for efficiency. |
| NRESET | Active-low reset input | Asynchronous reset with internal pull-up; compatible with open-drain reset supervisors. |
| BOOT0 | Boot mode selection | High at power-on selects system memory bootloader (USART/I2C/SPI/USB-DFU/FDCAN). |
Key Features
| Feature | Design Value |
|---|---|
| SMPS Integration | On-chip step-down converter replaces external DC-DC, reducing board area and improving efficiency in 1.62–3.6 V systems. |
| Dual Octo-SPI with DTR | Two independent Octo-SPI controllers supporting DTR mode up to 110 MHz - enables high-bandwidth external memory for graphics or firmware overlay. |
| Hardware JPEG Codec | Dedicated accelerator for JPEG encode/decode (YUV422/RGB565) - offloads CPU during camera preview or UI image rendering. |
| Chrom-ART Accelerator (DMA2D) | 2D graphics engine with alpha blending and color format conversion - accelerates GUI composition without CPU intervention. |
| DFSDM with 8+2 Filters | Two digital filters for sigma-delta modulators (8-channel + 2-channel) - supports high-resolution current/voltage sensing in motor control. |
Applications
| Industrial PLC & HMI | Medical Imaging Device |
|---|---|
|
Use Scenario: Programmable logic controller with real-time motion control, HMI rendering, and fieldbus communication. IC Role / Device Role / Timing Role: Main application processor executing control loops, driving TFT display via LTDC, and managing CAN FD/TT-CAN field networks. Use Value: 280 MHz Cortex-M7 with 128 KB DTCM ensures deterministic 100 µs servo loop execution; hardware JPEG and DMA2D enable responsive 800×480 GUI updates. |
Use Scenario: Portable ultrasound or endoscope imaging unit requiring low-power sensor interface and real-time image processing. IC Role / Device Role / Timing Role: Central MCU handling CMOS camera capture (DCMI), sigma-delta transducer filtering (DFSDM), and compressed image streaming over USB OTG. Use Value: Dual Octo-SPI supports fast frame buffer storage in HyperRAM; integrated SMPS extends battery life while maintaining 280 MHz compute throughput. |
| Motor Drive Controller | Smart Building Gateway |
|
Use Scenario: High-efficiency BLDC/PMSM drive with field-oriented control (FOC), current sensing, and thermal monitoring. IC Role / Device Role / Timing Role: Real-time FOC executor using dual ADCs for synchronous current sampling, op-amps for shunt amplification, and PWM timers with dead-time insertion. Use Value: 32-bit timers running at 280 MHz provide <1 ns PWM resolution; DFSDM filters enable precise 24-bit current reconstruction from delta-sigma sensors. |
Use Scenario: HVAC or lighting gateway aggregating Zigbee/Thread sensors, running local decision logic, and displaying status on LCD. IC Role / Device Role / Timing Role: Multi-protocol hub managing concurrent UART (RS-485), I2C (sensor bus), SPI (flash), and USB (configuration port). Use Value: 168 I/Os with 164 5-V-tolerant pins simplify level-shifter elimination; low-power Stop mode (32 µA) enables always-on monitoring with RTC wake-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B3VIH6 | Same package and pinout; adds 1 MB additional flash (3 MB total), no SMPS, higher max junction temp (125 °C). | Suitable for larger firmware footprints where SMPS is not needed; lacks integrated DC-DC, requiring external regulator. | Select when firmware size exceeds 2 MB and external power design already exists. |
| STM32H743VIT6 | LQFP100 package (100-pin), no SMPS, 2 MB flash, same Cortex-M7 core but older revision (no HSLV I/O feature). | Lower I/O count (87 vs. 168), no Octo-SPI DTR mode, limited to 125 MHz SDR - reduces memory bandwidth for graphics/audio. | Choose for cost-sensitive designs needing fewer peripherals and simpler PCB layout. |
Compared with STM32H7B3VIH6, the STM32H7A3VIH6Q offers integrated SMPS for reduced BOM and better efficiency, while STM32H743VIT6 trades I/O count and memory interface speed for lower package cost and legacy compatibility.
Availability
STM32H7A3VIH6Q is available at Aetrix Electronics and suitable for industrial PLCs, medical imaging devices, motor drive controllers, and smart building gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H7A3VIH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time performance, rich connectivity, and advanced graphics - specifically engineered for motor control, medical instrumentation, and human-machine interface systems.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32H7A3VIH6Q achieves 280 MHz CPU frequency using its Arm Cortex-M7 core with six-stage dual-issue pipeline, dynamic branch prediction, and 16 KB instruction/data caches. This requires stable 1.2 V core supply (via SMPS or LDO), proper clock tree configuration (PLL1 with fractional mode), and enabling I/D-cache and prefetch. DS13195 specifies this frequency is guaranteed across −40 °C to +85 °C with VDD ≥ 1.71 V (or 1.62 V with external supervisor).
Does STM32H7A3VIH6Q support external SDRAM, and what interface is used?
Yes, STM32H7A3VIH6Q supports external SDRAM through its Flexible Memory Controller (FMC) interface, which provides a 32-bit data bus and supports SDRAM/LPSDR SDRAM operation. The FMC is accessible only in packages with ≥100 pins (e.g., UFBGA176+25), and timing parameters are defined in DS13195 Section 6.3.2. It does not support DDR SDRAM - only single-data-rate SDRAM up to 125 MHz in synchronous mode.
How many analog-to-digital converters does STM32H7A3VIH6Q have, and what are their key specs?
It integrates two 16-bit ADCs (ADC1 and ADC2), each supporting up to 24 input channels and simultaneous sampling. Maximum conversion rate is 3.6 MSPS in interleaved mode with hardware oversampling. Both ADCs share common analog supplies (VDDA/VSSA) and reference (VREF+), and support programmable sampling time, injected/conversion sequences, and analog watchdogs - fully documented in RM0455 Chapter 22.
Is the UFBGA176+25 package RoHS and REACH compliant?
Yes, all STM32H7A3xI/G devices, including STM32H7A3VIH6Q in UFBGA176+25, are ECOPACK2-compliant - meeting RoHS Directive 2011/65/EU, REACH Regulation (EC) No. 1907/2006, and halogen-free requirements. Package materials data and declarations are published in ST's official product change notifications and material declarations portal.
STM32H7A3VIH6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 16x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7A3VIH6Q FAQ
1.How can I place an order for STM32H7A3VIH6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7A3VIH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7A3VIH6Q reliable?
The price and inventory of STM32H7A3VIH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7A3VIH6Q is usually 5 days.
3.What payment methods are accepted for STM32H7A3VIH6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7A3VIH6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7A3VIH6Q?
STM32H7A3VIH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7A3VIH6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7A3VIH6Q?
For technical support, including STM32H7A3VIH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7A3VIH6Q requirements.
6.How does Aetrix verify that STM32H7A3VIH6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7A3VIH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7A3VIH6Q meets industry standards.
7.What is the process for return or replacement of STM32H7A3VIH6Q?
All STM32H7A3VIH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7A3VIH6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7A3VIH6Q part is unused and in its original packaging.
Return procedure for STM32H7A3VIH6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7A3VIH6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)