STMicroelectronics STM32H7B0RBT6
- Part No.:
- STM32H7B0RBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32H7B0RBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,594
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B0RBT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 128 Kbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator - deployed in motor control, industrial PLCs, and high-resolution display systems.
For engineers reviewing the STM32H7B0RBT6 datasheet, STM32H7B0RBT6 pinout, STM32H7B0RBT6 application, or STM32H7B0RBT6 equivalent, key selection criteria include dual ADC resolution (16-bit, 3.6 MSPS), Octo-SPI interface with on-the-fly decryption, cryptographic acceleration (AES/GCM/SHA-2), and LQFP64 package compatibility with 49 GPIOs and 24-channel analog input capability.
Technical Context
The STM32H7B0RBT6 implements a Harvard-architecture Cortex-M7 core with six-stage dual-issue pipeline, dynamic branch prediction, and separate 16 Kbytes instruction/data caches - enabling deterministic real-time execution and single-cycle cache line fill from 128-bit flash. Its interconnect matrix comprises one AXI and two AHB bus matrices with five DMA controllers, including a high-speed MDMA for offloading CPU-intensive transfers.
Memory architecture integrates three SRAM domains: TCM RAM (64 Kbytes ITCM + 128 Kbytes DTCM) for time-critical code/data, 1.18 Mbytes user SRAM on AXI/AHB, and 4 Kbytes backup SRAM - all managed under dual power domains (CPU domain and Smart Run Domain) with independent clock gating and voltage scaling in Run/Stop modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables DSP-intensive algorithms and secure RTOS partitioning. |
| Flash / RAM | 128 Kbytes flash + 1.4 Mbytes RAM (64K ITCM + 128K DTCM + 1.18M user SRAM + 4K backup) - supports large firmware images and real-time buffering without external memory. |
| Octo-SPI Interfaces | 2x Octo-SPI with OTFDEC AES-128 decryption - allows secure, high-bandwidth (up to 140 MHz SDR) serial PSRAM/NOR/HyperRAM expansion. |
| Analog Peripherals | 2× 16-bit ADCs (24 channels, 3.6 MSPS), 2× DACs (12-bit single/dual), 2× op-amps (8 MHz GBW), 2× comparators - suitable for closed-loop motor control and sensor signal conditioning. |
| Crypto Acceleration | AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), HASH (SHA-1/SHA-2), HMAC, TRNG - enables secure boot, OTA updates, and encrypted communication stack offload. |
| Package & Pins | LQFP64 (10 × 10 mm), 49 GPIOs (164 5-V-tolerant I/Os total across family), 24 analog input channels - compact footprint with sufficient I/O for HMI + control + comms integration. |
| Power Management | SMPS step-down converter + LDO; Stop mode @ 32 µA (full RAM retention); Standby @ 2.8 µA (RTC/LSE active) - extends battery life in portable industrial edge nodes. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant ECOPACK2 construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.62–3.6 V digital supply; decoupling required per datasheet layout guidelines for stable 280 MHz operation. |
| VDDA, VSSA | Analog power supply / ground | Separate 1.62–3.6 V analog rail; mandatory isolation from digital noise for 16-bit ADC/DAC accuracy. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | Supports 4–50 MHz external crystal; required for USB/SDMMC timing precision and system clock stability. |
| BOOT0 | Boot mode selection | Pulled low for main flash boot; pulled high for system memory bootloader - critical for field firmware recovery. |
| NRESET | Active-low reset input | Synchronized internal reset generation; accepts external push-button or supervisor IC assertion. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 49 configurable GPIOs with interrupt capability; up to 133 MHz toggle rate and 5-V tolerance on selected pins. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated SMPS regulator | Directly supplies VCORE from 2.7–5.5 V input; reduces external BOM count and improves efficiency vs. LDO-only solutions. |
| Dual-domain power management | CPU domain and Smart Run Domain independently gated - enables selective peripheral wake-up while retaining full SRAM state. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics composition - offloads CPU during GUI rendering for TFT-LCD displays up to XGA resolution. |
| Flexible memory controller (FMC) | Supports NOR/PSRAM/SDRAM/NAND with 32-bit data bus and 125 MHz sync clock - enables external memory expansion for data logging or firmware overlay. |
| USB OTG HS/FS with ULPI | High-speed device/host capability via ULPI interface (PC2_C/PC3_C) - eliminates need for external PHY in embedded host applications. |
Applications
| Industrial Motor Control | Medical Sensor Hub |
|---|---|
|
Use Scenario: Real-time field-oriented control (FOC) of 3-phase BLDC motors in HVAC blowers and industrial pumps. IC Role / Device Role / Timing Role: Primary MCU executing PWM generation (TIM1/TIM8), ADC sampling (dual 16-bit @ 3.6 MSPS), and position estimation via DFSDM filters. Use Value: Deterministic 280 MHz execution with TCM RAM ensures sub-microsecond loop latency; integrated op-amps and comparators enable direct current sensing without external signal chain. |
Use Scenario: Multi-parameter patient monitor aggregating ECG, SpO₂, and temperature data with local encryption before cloud upload. IC Role / Device Role / Timing Role: Secure data acquisition node with hardware AES/GCM, TRNG, and tamper detection - managing sensor interfaces and encrypted wireless transmission. Use Value: On-chip crypto acceleration reduces firmware overhead by >70% vs. software-only TLS; backup SRAM retains vital vitals during brownout events. |
| Smart Building HMI | Edge AI Gateway |
|
Use Scenario: Touch-enabled wall-mounted thermostat with color TFT display, environmental sensors, and Zigbee/Wi-Fi coexistence. IC Role / Device Role / Timing Role: Display controller (LTDC + Chrom-ART) + sensor hub (ADC/DAC/op-amps) + comms coordinator (FDCAN + UART + SPI). Use Value: Integrated LCD-TFT controller drives 1024×768 panels without external GPU; Octo-SPI supports fast framebuffer loading from encrypted HyperRAM. |
Use Scenario: Low-power edge inference node running TinyML models on vibration/sound data from predictive maintenance sensors. IC Role / Device Role / Timing Role: High-throughput data preprocessor feeding neural network accelerator (via CMSIS-NN) with filtered sensor streams from DFSDM and ADC. Use Value: Dual 16-bit ADCs oversample at 3.6 MSPS to feed time-series models; DTCM RAM provides zero-wait-state buffer space for real-time feature extraction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | 2048 Kbytes flash, 1 Mbyte RAM, no SMPS, LQFP100 package (100 pins) | Requires external PMIC; supports larger firmware and more peripherals (e.g., dual Ethernet, additional CAN FD) | Select when >128 KB flash or >49 GPIOs are needed; not drop-in due to pin count and power architecture mismatch. |
| STM32H750IBK6 | 128 Kbytes flash, 1 Mbyte RAM, no SMPS, UFBGA176+25 package (200 balls) | Higher pin count enables full peripheral set (e.g., FMC, dual Octo-SPI, LCD-TFT), but lacks integrated SMPS | Choose for space-constrained PCBs needing maximum peripheral density; requires external DC-DC for VCORE regulation. |
Compared with STM32H7B0RBT6, the H743VIT6 offers greater memory and peripheral headroom at the cost of board area and external power complexity, while the H750IBK6 delivers identical flash/RAM with expanded I/O and interfaces but removes the SMPS - making the RBT6 uniquely suited for compact, self-contained industrial edge nodes requiring regulated core voltage and minimal BOM.
Availability
STM32H7B0RBT6 is available at Aetrix Electronics and suitable for industrial motor control, medical sensor hubs, smart building HMIs, and edge AI gateways requiring stable component supply across multi-year production cycles.
Supply support for STM32H7B0RBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32H7 series targets high-end embedded applications demanding real-time performance, security, and rich connectivity - specifically engineered for industrial automation, medical devices, and advanced human-machine interfaces where computational density and power efficiency are critical.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7B0RBT6?
The STM32H7B0RBT6 operates at up to 280 MHz with a supply voltage range of 1.62 V to 3.6 V. At voltages below 2.7 V, the I/O high-speed at low-voltage (HSLV) feature must be enabled for full-speed operation on compatible pins. The embedded SMPS regulator supports direct VCORE regulation from 2.7–5.5 V input, improving system efficiency over traditional LDO-based designs.
Does STM32H7B0RBT6 support hardware cryptographic acceleration, and which algorithms are implemented?
Yes, STM32H7B0RBT6 includes dedicated hardware accelerators for AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), HASH (MD5/SHA-1/SHA-2), HMAC, and a NIST SP 800-90B-compliant true random number generator (TRNG). It also features two OTFDEC modules for on-the-fly AES-128 decryption of Octo-SPI memory contents - enabling secure external code execution without runtime decryption overhead.
How many analog-to-digital converters does STM32H7B0RBT6 integrate, and what are their key specifications?
The STM32H7B0RBT6 integrates two 16-bit successive-approximation ADCs supporting up to 24 input channels and a maximum sampling rate of 3.6 MSPS. Each ADC includes hardware oversampling, offset calibration, and differential mode. They operate in the Smart Run Domain and share common analog resources including VREF+, VDDA, and VSSA rails - requiring strict PCB layout separation from digital noise sources to maintain specified ENOB.
What debug interfaces are supported, and is SWD sufficient for full development?
STM32H7B0RBT6 supports both SWD (Serial Wire Debug) and JTAG interfaces, with 4 KB of Embedded Trace Buffer (ETB) for instruction trace. SWD is fully sufficient for standard debugging, programming, and real-time variable monitoring; JTAG is required only for advanced boundary-scan testing or multi-core debug scenarios. Both interfaces support breakpoints, watchpoints, and memory inspection via standard IDEs (STM32CubeIDE, Keil, IAR).
STM32H7B0RBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 16x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B0RBT6 FAQ
1.How can I place an order for STM32H7B0RBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B0RBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B0RBT6 reliable?
The price and inventory of STM32H7B0RBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B0RBT6 is usually 5 days.
3.What payment methods are accepted for STM32H7B0RBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B0RBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B0RBT6?
STM32H7B0RBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B0RBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B0RBT6?
For technical support, including STM32H7B0RBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B0RBT6 requirements.
6.How does Aetrix verify that STM32H7B0RBT6 is sourced from the original manufacturer or authorized distributors?
All STM32H7B0RBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B0RBT6 meets industry standards.
7.What is the process for return or replacement of STM32H7B0RBT6?
All STM32H7B0RBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B0RBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B0RBT6 part is unused and in its original packaging.
Return procedure for STM32H7B0RBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B0RBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

