STMicroelectronics STM32H7B3AII6Q
- Part No.:
- STM32H7B3AII6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32H7B3AII6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,590
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B3AII6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 2 Mbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator. It supports dual Octo-SPI interfaces with on-the-fly AES-128 decryption, FMC for NOR/SDRAM/NAND, and advanced analog peripherals including two 16-bit ADCs (up to 3.6 MSPS) and dual DACs - deployed in industrial motor control and medical imaging systems.
For engineers reviewing the STM32H7B3AII6Q datasheet, STM32H7B3AII6Q pinout, STM32H7B3AII6Q application, or STM32H7B3AII6Q equivalent, key selection criteria include verified 280 MHz real-time performance, dual-bank flash with RWW support, TCM RAM allocation for deterministic ISR latency, Octo-SPI DTR mode timing (110 MHz), and SMPS integration for sub-100 µA Stop-mode operation.
Technical Context
The STM32H7B3AII6Q implements a six-stage dual-issue Cortex-M7 core with Harvard architecture, 16 KB instruction and 16 KB data caches, and L1 cache line fill in one access from 128-bit embedded flash. Its interconnect uses three bus matrices (1 AXI + 2 AHB) and five DMA controllers including MDMA for high-bandwidth peripheral-to-memory transfers.
Memory subsystem includes 2 MB flash with read-while-write, 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 1.18 MB user SRAM, and 4 KB backup SRAM. Security features comprise ROP/PC-ROP, active tamper detection, secure firmware upgrade, and two OTFDEC AES-128 engines for external Octo-SPI memory decryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables deterministic real-time control and IEEE 754-compliant math for motor algorithms. |
| Flash / RAM | 2048 KB flash (RWW supported) + ~1.4 MB RAM (64 KB ITCM + 128 KB DTCM + 1.18 MB SRAM) - allows concurrent code execution and data buffering without stall. |
| Octo-SPI | 2x Octo-SPI interfaces with on-the-fly AES-128 decryption - supports HyperRAM/NOR at 110 MHz DTR for low-latency external memory expansion. |
| Analog Peripherals | 2× 16-bit ADCs (24-channel, 3.6 MSPS), 2× DACs (12-bit, 1 single + 1 dual), 2× op-amps (8 MHz GBW), 2× comparators - enables closed-loop analog signal acquisition and generation. |
| Power Management | Integrated SMPS step-down converter + configurable LDO - reduces system BOM count and achieves 32 µA Stop mode with full RAM retention. |
| Package | UFBGA169 (7 × 7 mm, 0.5 mm pitch) - provides 121 GPIOs with 164 5-V-tolerant pins and dedicated VDDMMC supply pad for SDIO isolation. |
| Temperature Range | −40 °C to +85 °C ambient - qualified for industrial PLCs, HVAC controls, and portable medical devices without derating. |
Pinout & Package
STM32H7B3AII6Q is housed in a 169-ball UFBGA package (7 × 7 mm, 0.5 mm pitch) with 121 user I/Os, including 164 5-V-tolerant pins, dedicated VDDMMC supply, and separate VREF+ reference input. The package supports ECOPACK2 environmental compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.62–3.6 V operation; VCORE supplied via SMPS or LDO; decoupling required per datasheet layout guidelines. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.62–3.6 V rail for ADC/DAC/OPAMP; requires dedicated filtering to maintain SNR > 70 dB. |
| VDDMMC | Dedicated SDMMC I/O supply | Enables independent voltage scaling (1.7–3.6 V) for SDIO interface - isolates noise from digital domain during high-speed transfers. |
| VREF+ | Analog reference input | External precision reference (up to 3.6 V) for ADC/DAC calibration; internal buffer supports 1% accuracy over temperature. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | Supports 4–50 MHz external crystal; essential for USB OTG HS timing, RTC accuracy, and clock redundancy schemes. |
| BOOT0 | Boot mode selection | Pulled low by default; asserts internal bootloader via USART/I2C/SPI/USB-DFU when held high at reset - enables field firmware recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Octo-SPI with OTFDEC | Two independent Octo-SPI controllers each with hardware AES-128 CTR decryption - eliminates CPU overhead for encrypted external memory access. |
| TCM RAM architecture | 64 KB ITCM + 128 KB DTCM tightly coupled memory - guarantees zero-wait-state execution and deterministic interrupt response < 10 cycles. |
| SMPS + LDO power system | Integrated step-down converter (0.6–1.4 V output) plus scalable LDO - reduces external DC/DC count and enables dynamic voltage scaling across Run/Stop modes. |
| Advanced analog subsystem | Two synchronized 16-bit ADCs (3.6 MSPS), dual DACs, 2 op-amps, 2 comparators - supports simultaneous current/voltage sensing and analog feedback in servo drives. |
| Cryptographic acceleration | AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), SHA-1/SHA-2, HMAC, TRNG - meets IEC 62443-3-3 SL2 requirements for secure firmware updates. |
Applications
| Industrial Motor Control | Medical Imaging Front-End |
|---|---|
|
Use Scenario: Real-time field-oriented control (FOC) of PMSM/BLDC motors in inverters and servo drives. IC Role / Device Role / Timing Role: Primary controller executing PWM generation (280 MHz timer resolution), ADC sampling (3.6 MSPS dual sync), and position loop calculation with FPU. Use Value: 128 KB DTCM enables zero-copy sensor fusion; SMPS reduces thermal load in enclosed enclosures; Octo-SPI hosts encrypted motor profile tables. |
Use Scenario: High-fidelity analog front-end for ultrasound beamforming and portable X-ray detectors. IC Role / Device Role / Timing Role: Synchronized acquisition of multi-channel analog signals (ADC1+ADC2), real-time DSP (FPU), and JPEG compression (hardware codec). Use Value: Dual 16-bit ADCs achieve >70 dB SNR; LCD-TFT controller drives diagnostic displays; cryptographic engine secures patient data at rest. |
| Smart Building HVAC Controller | Secure Industrial Gateway |
|
Use Scenario: Multi-sensor environmental monitoring (temp/humidity/CO₂) with CAN FD communication to building management systems. IC Role / Device Role / Timing Role: Sensor hub aggregating I²C/SPI analog sensors, running RTOS, and managing dual CAN FD interfaces with time-triggered scheduling. Use Value: 164 5-V-tolerant I/Os simplify legacy sensor interfacing; Stop mode draws only 32 µA - extends battery life in wireless nodes. |
Use Scenario: Edge gateway aggregating Modbus/PROFINET data and forwarding via TLS-secured Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Secure host processor running Linux Lite, managing crypto-accelerated TLS handshakes, and validating firmware signatures via HASH/AES engines. Use Value: Dual OTFDEC engines protect external flash containing certified protocol stacks; 96-bit unique ID enables device attestation in zero-trust networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B0ABI6 | No SMPS; 1 MB flash; 128 KB RAM; no Octo-SPI; 121 GPIOs in same UFBGA169 | Lacks integrated power conversion and external memory encryption - suitable for cost-sensitive, lower-power edge nodes without external RAM. | Select when system-level power design already includes external DC/DC and external memory security is handled externally. |
| STM32H743VIT6 | LQFP100 package; 2 MB flash; 1 MB RAM; no SMPS; includes FMC but only 1 Octo-SPI | Higher pin count limits compact designs; lacks SMPS and second OTFDEC - requires external regulator and encrypted memory handling. | Choose when legacy LQFP layout reuse is critical and external power management is preferred over integrated SMPS. |
Compared with STM32H7B3AII6Q, STM32H7B0ABI6 omits SMPS and Octo-SPI security to reduce cost and die size, while STM32H743VIT6 trades integrated power and dual-OTFDEC for broader peripheral availability in legacy packaging - making the H7B3AII6Q optimal for space-constrained, secure, and power-autonomous industrial edge nodes.
Availability
STM32H7B3AII6Q is available at Aetrix Electronics and suitable for industrial motor control, portable medical imaging, smart building HVAC, and secure industrial gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H7B3AII6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, cryptographic integrity, and heterogeneous processing - specifically engineered for industrial automation, medical devices, and secure IoT edge nodes.
FAQ
What is the maximum operating frequency and core configuration of the STM32H7B3AII6Q?
The STM32H7B3AII6Q integrates an Arm® Cortex®-M7 core with double-precision FPU, running at up to 280 MHz. It features 16 KB instruction and 16 KB data caches, 64 KB ITCM RAM, and 128 KB DTCM RAM - enabling deterministic real-time execution with Dhrystone 2.1 performance of 599 DMIPS.
Does the STM32H7B3AII6Q support external memory encryption, and how is it implemented?
Yes - it includes two on-the-fly decryption (OTFDEC) engines supporting AES-128 in CTR mode for both Octo-SPI interfaces. Each OTFDEC decrypts external memory reads transparently, using keys stored in secure OTP or derived from hardware root-of-trust - no CPU involvement required during runtime access.
How does the integrated SMPS impact power efficiency in low-power modes?
The SMPS reduces quiescent current in Stop mode to 32 µA with full RAM retention, versus >100 µA with LDO-only operation. It dynamically adjusts output voltage based on VOS level and CPU load, achieving >90% efficiency at 100 mA - critical for battery-backed industrial controllers.
Which packages and pin counts are available for the STM32H7B3AII6Q, and what I/O capabilities do they offer?
The STM32H7B3AII6Q is exclusively offered in UFBGA169 (7 × 7 mm) with 121 user I/Os. Of these, 164 pins are 5-V-tolerant, and it includes dedicated VDDMMC and VREF+ pads - enabling robust interfacing with legacy sensors and isolated SDIO peripherals without level shifters.
STM32H7B3AII6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 121
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 24x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B3AII6Q FAQ
1.How can I place an order for STM32H7B3AII6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B3AII6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B3AII6Q reliable?
The price and inventory of STM32H7B3AII6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B3AII6Q is usually 5 days.
3.What payment methods are accepted for STM32H7B3AII6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B3AII6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B3AII6Q?
STM32H7B3AII6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B3AII6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B3AII6Q?
For technical support, including STM32H7B3AII6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B3AII6Q requirements.
6.How does Aetrix verify that STM32H7B3AII6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7B3AII6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B3AII6Q meets industry standards.
7.What is the process for return or replacement of STM32H7B3AII6Q?
All STM32H7B3AII6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B3AII6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B3AII6Q part is unused and in its original packaging.
Return procedure for STM32H7B3AII6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B3AII6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
