STMicroelectronics STM32H7B3IIT6Q
- Part No.:
- STM32H7B3IIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32H7B3IIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,080
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B3IIT6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 2 Mbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator. It supports dual Octo-SPI interfaces with on-the-fly AES-128 decryption, hardware JPEG codec, and cryptographic acceleration (AES-128/192/256, SHA-1/2, HMAC, TRNG). It targets high-performance embedded applications requiring real-time signal processing, graphics rendering, and secure firmware updates - such as industrial HMIs and medical imaging front-ends.
For engineers reviewing the STM32H7B3IIT6Q datasheet, STM32H7B3IIT6Q pinout, STM32H7B3IIT6Q application, or STM32H7B3IIT6Q equivalent, key selection considerations include its 280 MHz CPU frequency, dual-bank flash with read-while-write, TCM RAM partitioning for deterministic code execution, Octo-SPI security features, and support for LCD-TFT controllers up to XGA resolution.
Technical Context
The STM32H7B3IIT6Q implements a six-stage dual-issue Cortex-M7 core with Harvard architecture, 16 KB instruction and 16 KB data caches, and tightly coupled memory interfaces (ITCM/DTCM) enabling sub-cycle memory access for time-critical routines. Its interconnect matrix comprises one AXI and two AHB bus matrices with five DMA controllers - including MDMA for high-speed peripheral-to-memory transfers and DFSDM-dedicated DMA.
It integrates two independent power domains: CPU Domain (CD) and Smart Run Domain (SRD), allowing selective clock gating and retention-mode operation. The device includes an embedded SMPS step-down converter (1.62–3.6 V input), configurable LDO, backup regulator (~0.9 V), and VBAT battery charging capability - supporting ultra-low-power Stop mode (32 µA with full RAM retention) and Standby mode (2.8 µA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables deterministic real-time control and floating-point math without software emulation. |
| Memory | 2 Mbytes dual-bank flash (RWW), 192 Kbytes TCM RAM (64K ITCM + 128K DTCM), 1.18 Mbytes user SRAM - supports zero-wait-state execution and critical ISR handling in TCM. |
| Octo-SPI | 2x Octo-SPI interfaces with OTFDEC AES-128 CTR mode - enables secure, high-bandwidth external memory expansion (up to 140 MHz SDR, 110 MHz DTR) without CPU overhead. |
| Cryptographic Acceleration | AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), HASH (MD5/SHA-1/SHA-2), HMAC, TRNG - accelerates secure boot, OTA updates, and encrypted communication stacks. |
| Graphics & Media | LCD-TFT controller (XGA), Chrom-ART DMA2D accelerator, hardware JPEG codec, GFXMMU - offloads GUI rendering and image processing from CPU. |
| Power Management | SMPS + LDO + Backup regulator; Stop mode: 32 µA (full RAM retention); Standby: 2.8 µA (RTC/LSE active) - enables battery-backed operation in portable medical and IoT edge devices. |
| Analog Peripherals | 2× 16-bit ADCs (up to 24 channels, 3.6 MSPS), 2× DACs (1× single-channel + 1× dual-channel), 2× op-amps (8 MHz GBW), 2× comparators - supports precision sensor acquisition and analog feedback loops. |
Pinout & Package
STM32H7B3IIT6Q is housed in a 176-pin LQFP package (24 × 24 mm, 0.5 mm pitch), ECOPACK2-compliant, with 168 GPIOs (164 5-V-tolerant), dedicated VDD/VSS pairs per power domain, and separate supply pads for VDDMMC, VDDSMPS, and VREF+.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Dual-domain supply pins: VDD powers CPU domain; VDD_SMPS feeds SMPS output to VCORE - enables efficient voltage scaling and dynamic power management. |
| VDDA, VSSA | Analog power supply and ground | Independent 1.62–3.6 V analog rail decoupled from digital noise - ensures <1 LSB INL error in 16-bit ADC conversions. |
| BOOT0 | Boot mode selection | High at reset selects system memory bootloader (USART/I2C/SPI/USB-DFU/FDCAN) - enables field firmware recovery without debug interface. |
| NRESET | Active-low reset input | Synchronized internal reset generator with POR/PDR/BOR - guarantees reliable initialization across voltage ramps and brown-out conditions. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | Supports 4–50 MHz external crystal - provides precise timing source for USB, Ethernet, and audio clock trees via PLL1/PLL2/PLL3. |
| OCTOSPI1_NCS / OCTOSPI1_IO0–7 | Octo-SPI1 chip select and data lines | 8-bit bidirectional data bus with DQS support - enables HyperRAM/NOR/PSRAM interfacing at up to 140 MHz SDR with on-the-fly decryption. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with RWW | Enables seamless firmware updates: execute from Bank 1 while erasing/writing Bank 2 - eliminates application downtime during OTA upgrades. |
| TCM RAM partitioning | 64 KB ITCM + 128 KB DTCM allocated to time-critical code/data - guarantees zero-wait-state access for motor control loops and real-time OS kernels. |
| Hardware JPEG codec | Compresses/decompresses JPEG images in <5 ms for QVGA (320×240) - reduces CPU load in camera-based HMI and diagnostic imaging systems. |
| SMPS + LDO co-regulation | SMPS supplies VCORE directly; LDO scales digitally - achieves >85% efficiency at 200 mA load while maintaining low-noise 1.2 V core rail. |
| DFSDM with 8-channel filtering | Offloads sigma-delta modulator data processing (e.g., Class-D amplifier feedback) - eliminates need for external DSP in high-fidelity audio subsystems. |
Applications
| Industrial HMI | Medical Imaging Front-End |
|---|---|
|
Use Scenario: Touch-enabled graphical display in PLC operator panels with real-time alarm logging and waveform visualization. IC Role / Device Role / Timing Role: Primary application processor managing LTDC-driven TFT display, JPEG-decoded diagnostic thumbnails, and CAN FD communication with field devices. Use Value: Chrom-ART DMA2D accelerator renders GUI overlays at 60 fps; dual Octo-SPI securely loads encrypted UI assets from external flash; 280 MHz CPU handles multi-threaded Modbus TCP stack. |
Use Scenario: Portable ultrasound probe with analog beamforming, RF digitization, and real-time B-mode image reconstruction. IC Role / Device Role / Timing Role: Central controller acquiring ADC samples via DFSDM, executing FIR filters, compressing frames with hardware JPEG, and streaming over USB OTG HS. Use Value: 16-bit ADCs sample at 3.6 MSPS with <100 ns aperture jitter; DFSDM's 8-channel sigma-delta filtering replaces external ASIC; TRNG seeds secure DICOM transmission. |
| Motor Drive Controller | Secure IoT Gateway |
|
Use Scenario: Field-oriented control (FOC) of PMSM motors in HVAC compressors with predictive maintenance telemetry. IC Role / Device Role / Timing Role: Real-time motor control unit running FOC algorithm in DTCM RAM, sampling current sensors via dual ADCs, and driving gate drivers via advanced timers. Use Value: Two 32-bit general-purpose timers (280 MHz) generate synchronized PWM with <1 ns resolution; SMPS maintains stable 1.2 V core voltage under load transients; crypto engine signs firmware updates. |
Use Scenario: Edge gateway aggregating BLE/Zigbee sensor data, performing local AI inference, and forwarding encrypted payloads to cloud via TLS. IC Role / Device Role / Timing Role: Secure application host executing lightweight TensorFlow Lite Micro model, managing multiple wireless stacks, and enforcing secure boot chain. Use Value: AES-GCM acceleration encrypts MQTT payloads at line rate; 1.4 MB RAM hosts dual neural network models; LPUART + RTC enable ultra-low-power wake-on-sensor-event operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same Cortex-M7 core, 2 MB flash, but lacks integrated SMPS and has only 1 Octo-SPI interface; includes FMC instead. | Better suited for designs requiring external SDRAM/NAND via FMC rather than Octo-SPI-secured serial memory. | Select when external parallel memory (e.g., SDRAM for video frame buffers) is required and SMPS is not needed. |
| STM32H753IIK6 | Higher-spec variant: adds second USB OTG (FS + HS), more GPIOs (168 vs. 168), same Octo-SPI/crypto, but no SMPS and higher VDD min (1.71 V). | Targeted at USB-host-rich applications (e.g., multi-peripheral docking stations) where external power regulation is already present. | Choose when dual USB OTG support and extended temperature range (−40 to +125 °C) are mandatory, and SMPS is redundant. |
Compared with STM32H743VIT6 and STM32H753IIK6, the STM32H7B3IIT6Q uniquely integrates an SMPS regulator and dual OTFDEC-enabled Octo-SPI - making it optimal for cost-sensitive, power-constrained designs needing secure serial memory expansion without external PMICs or encryption co-processors.
Availability
STM32H7B3IIT6Q is available at Aetrix Electronics and suitable for industrial HMIs, medical imaging front-ends, and motor drive controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H7B3IIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32H7 series targets high-end embedded applications demanding real-time performance, graphics, security, and energy efficiency - with the H7B3 subfamily specifically optimized for cost-sensitive industrial and medical devices requiring integrated SMPS and Octo-SPI security.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7B3IIT6Q?
The STM32H7B3IIT6Q operates at up to 280 MHz with a supply voltage range of 1.62 V to 3.6 V. At voltages below 2.7 V, the High-Speed Low-Voltage (HSLV) feature must be enabled on compatible I/Os to maintain timing integrity. The embedded SMPS supports direct VCORE regulation from 1.62 V input, while the LDO provides scalable digital rail output.
Does STM32H7B3IIT6Q support secure firmware updates and cryptographic operations?
Yes - it includes hardware AES-128/192/256 engines (ECB/CBC/CTR/GCM/CCM), HASH (MD5/SHA-1/SHA-2), HMAC, and a NIST SP 800-90B-compliant true random number generator (TRNG). Two OTFDEC modules enable on-the-fly decryption of external Octo-SPI memory, allowing encrypted firmware storage and authenticated boot verification.
How does the dual-bank flash architecture benefit firmware development?
Dual-bank flash enables Read-While-Write (RWW) operation: one bank executes code while the other is erased or programmed. This allows background firmware updates without halting application execution - critical for industrial systems requiring zero-downtime OTA upgrades and fail-safe rollback mechanisms.
What graphics and display capabilities does STM32H7B3IIT6Q provide?
It integrates an LCD-TFT controller supporting resolutions up to XGA (1024×768), Chrom-ART DMA2D hardware accelerator for 2D graphics composition, and a hardware JPEG codec capable of encoding/decoding QVGA images in under 5 ms. The GFXMMU (Chrom-GRC™) enables virtualized framebuffer management for multi-layer GUIs with alpha blending.
STM32H7B3IIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 119
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 20x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B3IIT6Q FAQ
1.How can I place an order for STM32H7B3IIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B3IIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B3IIT6Q reliable?
The price and inventory of STM32H7B3IIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B3IIT6Q is usually 5 days.
3.What payment methods are accepted for STM32H7B3IIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B3IIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B3IIT6Q?
STM32H7B3IIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B3IIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B3IIT6Q?
For technical support, including STM32H7B3IIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B3IIT6Q requirements.
6.How does Aetrix verify that STM32H7B3IIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7B3IIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B3IIT6Q meets industry standards.
7.What is the process for return or replacement of STM32H7B3IIT6Q?
All STM32H7B3IIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B3IIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B3IIT6Q part is unused and in its original packaging.
Return procedure for STM32H7B3IIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B3IIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

