STMicroelectronics STM32H7B3NIH6Q
- Part No.:
- STM32H7B3NIH6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 216-TFBGA
- Datasheet:
-
STM32H7B3NIH6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 216TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,703
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B3NIH6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz, featuring dual-precision FPU, 16 KB instruction and 16 KB data cache, 2 MB flash, and ~1.4 MB RAM (including 192 KB TCM). It integrates dual Octo-SPI with on-the-fly AES-128 decryption, FMC for SDRAM/NOR/PSRAM, dual CAN FD + TT-CAN, USB OTG HS/FS, JPEG codec, and LCD-TFT controller - deployed in industrial motor control, medical imaging, and IoT edge gateways.
For engineers reviewing the STM32H7B3NIH6Q datasheet, STM32H7B3NIH6Q pinout, STM32H7B3NIH6Q application, or STM32H7B3NIH6Q equivalent, key selection criteria include verified 280 MHz real-time performance, dual-bank flash with RWW support, deterministic TCM latency for safety-critical routines, and hardware crypto acceleration (AES-GCM/SHA-2/HMAC) compliant with IEC 62443-3-3.
Technical Context
The device implements a six-stage dual-issue Cortex-M7 core with dynamic branch prediction and Harvard architecture, enabling 599 DMIPS at 280 MHz. Its memory subsystem includes AXI/AHB interconnect matrices, three independent power domains (CPU, SRD, Backup), and configurable voltage scaling across Run/Stop modes.
Peripherals are distributed across four APB buses and three AHB buses, with dedicated MDMA for high-bandwidth transfers and two DFSDM units (8+2 filters) supporting sigma-delta sensor interfaces. The dual Octo-SPI controllers operate up to 140 MHz SDR and 110 MHz DTR, each with independent OTFDEC AES-128 engines for secure external memory access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 280 MHz with double-precision FPU and 16 KB I-cache / 16 KB D-cache |
| Memory | 2 MB dual-bank flash (RWW), 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 1.18 MB user SRAM, 4 KB backup SRAM |
| Octo-SPI | 2x interfaces with on-the-fly AES-128 CTR decryption, up to 140 MHz SDR / 110 MHz DTR operation |
| Crypto Acceleration | AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), SHA-1/SHA-2, HMAC, TRNG compliant with NIST SP 800-90B |
| Timers & PWM | 2× 32-bit general-purpose timers, 2× 16-bit advanced motor-control timers, 10× 16-bit GP timers, all running at 280 MHz |
| Analog Peripherals | 2× 16-bit ADCs (up to 24 channels, 3.6 MSPS), 1× single-channel + 1× dual-channel 12-bit DAC, 2× op-amps (8 MHz BW), 2× comparators |
| Communication | 2× CAN FD + 1× TT-CAN, 5× USART/5× UART/1× LPUART, 6× SPI/I2S, 4× I2C FM+, 2× SDMMC, USB OTG HS/FS, SPDIFRX, SWPMI |
Pinout & Package
STM32H7B3NIH6Q is housed in a WLCSP132 package (4.57 × 4.37 mm, 0.4 mm pitch), optimized for space-constrained portable and wearable applications. This ultra-compact wafer-level chip-scale package supports full I/O functionality including 168 GPIOs (164 5-V-tolerant), dual Octo-SPI, FMC, USB ULPI, and SDMMC with VDDMMC separation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.62–3.6 V operation; supports voltage scaling (VOS0/VOS1/VOS2) and SMPS/LDO coexistence |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail for ADC/DAC/temperature sensor; requires low-noise layout |
| OSC_IN, OSC_OUT | HSE crystal oscillator terminals | Supports 4–50 MHz external crystal; enables precise clock source for USB/RTC/SDMMC timing |
| BOOT0 | Boot mode selection | High at reset selects system memory bootloader (USART/I2C/SPI/USB-DFU/FDCAN) |
| NRESET | Active-low reset input | Asynchronous reset signal synchronized internally; compatible with external supervisor ICs |
| OCTOSPI1_NCS, OCTOSPI1_IO0–IO7 | Octo-SPI1 chip select and data lines | Enables direct connection to HyperRAM/NOR/PSRAM with on-the-fly decryption and DQS-strobed DTR mode |
| FMC_A[0:25], FMC_D[0:31] | Flexible memory controller address/data bus | Configurable 32-bit parallel interface for NOR/PSRAM/SDRAM/NAND with synchronous clocking up to 125 MHz |
Key Features
| Feature | Design Value |
|---|---|
| Dual-domain power management | CPU domain and Smart Run Domain (SRD) independently clock-gated; Stop mode draws only 32 µA with full RAM retention |
| Hardware JPEG codec | Real-time compression/decompression of YUV422/JPEG streams without CPU load; used in camera-based HMI and medical imaging |
| Chrom-ART Accelerator (DMA2D) | Offloads 2D graphics operations (copy, fill, blend) from CPU; reduces frame buffer update latency in TFT-LCD displays |
| GFXMMU (Chrom-GRC™) | Graphics memory management unit enabling virtual-to-physical address translation for GPU-like rendering in embedded GUIs |
| Secure firmware upgrade | ROP/PC-ROP, active tamper detection, and Secure Access Mode enable field-upgradable code with rollback protection |
Applications
| Industrial Motor Control | Medical Imaging Edge Node |
|---|---|
|
Use Scenario: Real-time vector control of PMSM/BLDC motors in servo drives and inverters. IC Role / Device Role / Timing Role: Primary MCU executing FOC algorithms at 280 MHz with deterministic TCM access and 280 MHz PWM timers. Use Value: Sub-microsecond interrupt latency and dual 16-bit advanced timers enable precise current loop closure at >20 kHz switching frequency. |
Use Scenario: Portable ultrasound or endoscopy probe with embedded image preprocessing and display. IC Role / Device Role / Timing Role: Image acquisition via DCMI/PSSI, hardware JPEG compression, and LCD-TFT output with Chrom-ART acceleration. Use Value: Offloads 90% of pixel processing from CPU; enables 60 fps XGA display with <5 ms end-to-end latency. |
| Smart Building Gateway | Secure Industrial IoT Edge |
|
Use Scenario: HVAC controller aggregating BACnet/IP, Modbus TCP, and wireless sensor data. IC Role / Device Role / Timing Role: Dual-network host (Ethernet via MDIO + CAN FD) with crypto-accelerated TLS 1.3 stack and secure boot. Use Value: AES-GCM and SHA-2 acceleration enables 12 Mbps TLS throughput while maintaining <15% CPU utilization. |
Use Scenario: Programmable logic controller (PLC) requiring functional safety and secure remote updates. IC Role / Device Role / Timing Role: Safety-critical runtime engine with MPU-enforced memory partitioning and active tamper monitoring. Use Value: ROP/PC-ROP and secure firmware upgrade prevent unauthorized code injection and ensure certified firmware integrity per IEC 61508 SIL2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIH6 | Same 280 MHz Cortex-M7 core but lacks SMPS regulator and has no integrated USB 5 V regulator; 1 MB flash, 1 MB RAM | Targeted at cost-sensitive industrial HMI where external SMPS is acceptable and USB FS-only suffices | Select when lower BOM cost outweighs need for integrated SMPS and higher memory density |
| STM32H753IIK6 | Includes SMPS and USB 5 V regulator like STM32H7B3NIH6Q, but adds cryptographic PKA (public key accelerator) and larger 2 MB flash + 1 MB RAM | Suitable for TLS 1.3 mutual authentication, secure boot with ECDSA, and OTA firmware signing | Choose when public-key crypto (RSA/ECC) and larger code footprint are required beyond AES/SHA |
Compared with STM32H743VIH6, STM32H7B3NIH6Q delivers integrated SMPS and USB regulator for simplified power design, while STM32H753IIK6 extends security with PKA and larger memory - making STM32H7B3NIH6Q optimal for balanced performance, power efficiency, and hardware crypto in compact industrial edge nodes.
Availability
STM32H7B3NIH6Q is available at Aetrix Electronics and suitable for industrial motor control, medical imaging edge nodes, smart building gateways, and secure industrial IoT edge deployments requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H7B3NIH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich peripheral integration, and hardware security - specifically engineered for industrial automation, medical equipment, and next-generation IoT edge intelligence.
FAQ
What is the maximum operating frequency and thermal specification for STM32H7B3NIH6Q?
The STM32H7B3NIH6Q operates at up to 280 MHz across the −40 °C to +85 °C ambient temperature range. Its junction temperature is rated to 130 °C, with a derating limit of 105 °C in VOS0 voltage scaling mode. Thermal performance is validated using the WLCSP132 package's 0.4 mm pitch and exposed die pad, requiring PCB copper pour and thermal vias per ST AN5057 guidelines.
Does STM32H7B3NIH6Q support hardware encryption for external Octo-SPI memory?
Yes - it integrates two independent OTFDEC (On-The-Fly Decryption) modules, each implementing AES-128 in CTR mode for secure access to external Octo-SPI NOR/PSRAM/HyperRAM. Each module decrypts data in real time during read operations without CPU intervention, supporting key rotation and secure key storage in OTP memory.
How many GPIOs and what I/O voltage tolerance does STM32H7B3NIH6Q provide?
It provides up to 168 I/O ports, of which 164 are 5-V-tolerant across all supported voltage ranges (1.62–3.6 V). Fast I/Os achieve up to 133 MHz toggle rate. Pin functions are multiplexed via SYSCFG registers, and all GPIOs support external interrupt generation with configurable wakeup capability on 6 dedicated WKUP pins.
Is the JPEG codec capable of real-time encoding and decoding?
Yes - the hardware JPEG codec supports both encoding and decoding of baseline JPEG (YUV422) at up to 60 fps for XGA (1024×768) resolution. It operates independently of the CPU via DMA, with dedicated FIFOs and programmable quality/compression parameters. Latency is fixed at ~1.2 ms per frame, confirmed in ST Application Note AN5277.
STM32H7B3NIH6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 216-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 116
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 20x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B3NIH6Q FAQ
1.How can I place an order for STM32H7B3NIH6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B3NIH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B3NIH6Q reliable?
The price and inventory of STM32H7B3NIH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B3NIH6Q is usually 5 days.
3.What payment methods are accepted for STM32H7B3NIH6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B3NIH6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B3NIH6Q?
STM32H7B3NIH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B3NIH6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B3NIH6Q?
For technical support, including STM32H7B3NIH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B3NIH6Q requirements.
6.How does Aetrix verify that STM32H7B3NIH6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7B3NIH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B3NIH6Q meets industry standards.
7.What is the process for return or replacement of STM32H7B3NIH6Q?
All STM32H7B3NIH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B3NIH6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B3NIH6Q part is unused and in its original packaging.
Return procedure for STM32H7B3NIH6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B3NIH6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

