STMicroelectronics STM32H7B3VIH6Q
- Part No.:
- STM32H7B3VIH6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
STM32H7B3VIH6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B3VIH6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz with double-precision FPU, 2 Mbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator. It features dual Octo-SPI interfaces with on-the-fly AES-128 decryption, two 16-bit ADCs (up to 3.6 MSPS), dual DACs, FDCAN/TT-CAN, USB OTG HS/FS, and LCD-TFT controller - deployed in industrial motor control and medical imaging systems.
For engineers reviewing the STM32H7B3VIH6Q datasheet, STM32H7B3VIH6Q pinout, STM32H7B3VIH6Q application, or STM32H7B3VIH6Q equivalent, key selection criteria include verified 280 MHz real-time performance, deterministic TCM latency for safety-critical firmware, Octo-SPI DTR mode timing compliance (≤110 MHz), and SMPS-enabled power efficiency in battery-backed embedded gateways.
Technical Context
The device implements a six-stage dual-issue Cortex-M7 core with Harvard architecture, 16 KB instruction and 16 KB data caches, and tightly coupled memory interfaces enabling single-cycle access to ITCM/DTCM. Its interconnect matrix comprises one AXI and two AHB bus matrices with five DMA controllers-including MDMA for high-bandwidth peripheral-to-memory transfers.
Memory subsystem includes dual-bank 2 MB flash with read-while-write, 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 1.18 MB user SRAM, and 4 KB backup SRAM. Cryptographic acceleration covers AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), SHA-1/SHA-2, HMAC, and two OTFDEC engines for external Octo-SPI memory decryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and MPU - enables deterministic real-time control loops and floating-point math without software emulation. |
| Flash Memory | 2 Mbytes dual-bank flash with RWW - supports seamless firmware updates and secure boot partitioning without system halt. |
| RAM | ~1.4 Mbytes total: 192 KB TCM (64 KB ITCM + 128 KB DTCM), 1.18 MB SRAM, 4 KB backup SRAM - guarantees zero-wait-state execution for time-critical ISR and DSP routines. |
| Octo-SPI Interfaces | 2x Octo-SPI with OTFDEC AES-128 in CTR mode - enables secure, high-speed (up to 110 MHz DTR) external HyperRAM/NOR flash access without CPU overhead. |
| Analog Peripherals | 2× 16-bit ADCs (24 channels, 3.6 MSPS), 1× dual-channel + 1× single-channel 12-bit DACs, 2× op-amps (8 MHz GBW), 2× comparators - supports closed-loop analog signal conditioning in motor drives. |
| Communication | 2× CAN FD + 1× TT-CAN, 6× SPI/I2S, 5× USART/UART + 1× LPUART, 2× SDMMC, USB OTG HS/FS - meets automotive-grade diagnostics, audio streaming, and high-throughput storage requirements. |
| Power Management | Integrated SMPS step-down converter, scalable LDO, VBAT charging, Stop mode @ 32 µA (full RAM retention) - extends runtime in portable medical and IoT edge devices. |
Pinout & Package
STM32H7B3VIH6Q is housed in a UFBGA176+25 package (10 mm × 10 mm, 0.8 mm pitch), featuring 176 signal balls plus 25 dedicated power/ground balls. This package supports full peripheral routing including dual Octo-SPI, FMC, LCD-TFT, and all 168 GPIOs with 164 5-V-tolerant pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.62–3.6 V operation; decoupling required per STM32H7B3xI layout guidelines to maintain 280 MHz stability. |
| VDDA, VSSA | Analog domain supply and ground | Independent 1.62–3.6 V rail for ADC/DAC/OPAMP - must be filtered separately to achieve ≤1 LSB INL error. |
| BOOT0 | Boot mode selection | Pulled low for main flash boot; high for system memory bootloader - critical for field firmware recovery via UART/USB-DFU. |
| NRESET | Active-low reset input | Synchronizes internal state machines; requires ≥20 µs pulse width after power stabilization per datasheet Section 6.3. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | Supports 4–50 MHz external crystal - used as reference for PLL1 (system clock) and USB/SDMMC timing accuracy. |
| OCTOSPI1_NCS / OCTOSPI1_IO0–7 | Octo-SPI1 chip select and data lines | Enable 8-line SDR/DTR interface to HyperRAM/NOR; IO0–IO7 must be routed with matched length ≤5 mm for DTR timing compliance. |
| FMC_A0–FMC_A25 | Flexible memory controller address lines | Supports 32-bit NOR/PSRAM/SDRAM addressing - A0–A11 used for NAND row/column addressing in 8/16-bit mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with RWW | Enables concurrent code execution and firmware update - eliminates downtime during over-the-air (OTA) upgrades in industrial gateways. |
| SMPS + scalable LDO | Reduces system power by >30% vs. LDO-only solutions at 200 mA load - critical for thermally constrained medical handhelds. |
| OTFDEC AES-128 for Octo-SPI | Decrypts external memory contents in hardware with zero CPU cycles - secures firmware assets in edge AI accelerators using external HyperRAM. |
| Chrom-ART Accelerator (DMA2D) | Offloads 2D graphics rendering (blending, format conversion) from CPU - achieves 60 fps UI refresh on XGA displays without M7 core saturation. |
| Hardware JPEG codec | Compresses/decompresses JPEG frames at ≤10 MP/s - enables real-time image capture and transmission in portable ultrasound probes. |
Applications
| Industrial Motor Control | Portable Medical Imaging |
|---|---|
Use Scenario: High-precision servo drive for CNC machinery with real-time current/voltage loop closure and EtherCAT master stack. IC Role / Device Role / Timing Role: Primary MCU executing FOC algorithms at 20 kHz PWM, managing dual ADC sampling synchronized to timer triggers, and driving 16-bit DACs for analog feedback conditioning. Use Value: 280 MHz M7 core + 128 KB DTCM ensures sub-1 µs interrupt latency for current loop; Octo-SPI interfaces host encrypted motion profile tables in external HyperRAM. | Use Scenario: Battery-powered handheld ultrasound scanner requiring low-power imaging pipeline, JPEG compression, and touch UI rendering. IC Role / Device Role / Timing Role: Central processor handling DCMI sensor interface, hardware JPEG encode, Chrom-ART-accelerated GUI, and SMPS-regulated power sequencing. Use Value: Integrated SMPS cuts standby current to 2.8 µA; hardware JPEG reduces CPU load by 75%; LCD-TFT controller drives 1024×768 display at 60 Hz. |
| Smart Building Gateway | Automotive Diagnostic Tool |
Use Scenario: Edge gateway aggregating BACnet/IP, Modbus TCP, and KNX traffic across HVAC, lighting, and security subsystems. IC Role / Device Role / Timing Role: Network hub running multiple protocol stacks, managing secure OTA updates via encrypted Octo-SPI flash, and monitoring tamper events on active pins. Use Value: Dual CAN FD + USB OTG HS enables simultaneous vehicle diagnostics and firmware flashing; ROP/PC-ROP prevents unauthorized bootloader modification. | Use Scenario: Handheld OBD-II scanner supporting UDS, DoIP, and J1939 protocols with secure firmware updates and CAN FD logging. IC Role / Device Role / Timing Role: Protocol translator interfacing with vehicle ECU via FDCAN, storing diagnostic logs in encrypted external NOR flash, and validating firmware signatures via HASH engine. Use Value: FDCAN controller handles 5 Mbps message rates with timestamping; OTFDEC ensures log integrity; 96-bit UID enables device-specific certificate binding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7B0IBK6 | No SMPS; 1 MB flash; no Octo-SPI; 128 KB RAM; 144-pin TFBGA | Lacks integrated power regulation and external memory encryption - unsuitable for battery-operated or secure edge devices. | Select when cost-sensitive designs omit SMPS and external encrypted memory, and require only basic connectivity (no FDCAN/TT-CAN). |
| STM32H743VIT6 | Same core/peripherals but 2 MB flash, 1 MB RAM, no SMPS, 100-pin LQFP, no OTFDEC | Higher pin count and larger footprint; lacks on-chip SMPS and hardware Octo-SPI decryption - increases BOM cost and board area. | Choose for legacy LQFP-based designs needing identical peripheral set but without power efficiency or secure external memory requirements. |
Compared with STM32H7B3VIH6Q, STM32H7B0IBK6 sacrifices power efficiency and security for lower cost and smaller package, while STM32H743VIT6 trades integrated SMPS and OTFDEC for broader availability and mature toolchain support - making STM32H7B3VIH6Q optimal for space-constrained, battery-aware, and encrypted-memory applications.
Availability
STM32H7B3VIH6Q is available at Aetrix Electronics and suitable for industrial motor control, portable medical imaging, smart building gateways, and automotive diagnostic tools requiring stable component supply across extended product lifecycles.
Supply support for STM32H7B3VIH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, cryptographic security, and rich multimedia capability - with the H7B3 variant specifically optimized for SMPS-integrated, Octo-SPI-secured edge intelligence.
FAQ
What is the maximum operating frequency and voltage range for STM32H7B3VIH6Q?
The STM32H7B3VIH6Q operates at up to 280 MHz across an ambient temperature range of −40 °C to +85 °C and a supply voltage range of 1.62 V to 3.6 V. Voltage scaling supports VOS0 (1.26 V core) for full 280 MHz performance, with minimum VDD of 1.62 V achievable only when using an external power supervisor and grounding PDR_ON.
Does STM32H7B3VIH6Q support secure firmware updates and tamper detection?
Yes. It integrates Read-Out Protection (ROP), PC-ROP, active tamper pins (2 configurable), and secure firmware upgrade support via the Secure Access Mode. The embedded HASH processor (MD5/SHA-1/SHA-2) and AES engine enable signature verification and encrypted image loading from external Octo-SPI memory decrypted in hardware by OTFDEC.
How many ADC channels and what resolution does STM32H7B3VIH6Q provide?
It includes two 16-bit ADCs supporting up to 24 total channels with sampling rates up to 3.6 MSPS. Both ADCs share analog inputs and support hardware oversampling, injected/conversion modes, and synchronous dual-mode operation - validated in DS13139 Rev 8 Table 1 for the VIH package with full 24-channel capability.
What development tools and debug interfaces are supported?
The device supports SWD and JTAG debugging with a 4 KB Embedded Trace Buffer, compatible with ST-LINK/V2-1, ST-LINK/V3, and third-party tools like Segger J-Link. It also supports STM32CubeIDE, STM32CubeMX for pin/peripheral configuration, and the STM32H7B3 evaluation board (STM32H7B3I-EVAL) for rapid prototyping of LCD-TFT, Octo-SPI, and SMPS applications.
STM32H7B3VIH6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-TFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 16x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B3VIH6Q FAQ
1.How can I place an order for STM32H7B3VIH6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B3VIH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B3VIH6Q reliable?
The price and inventory of STM32H7B3VIH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B3VIH6Q is usually 5 days.
3.What payment methods are accepted for STM32H7B3VIH6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B3VIH6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B3VIH6Q?
STM32H7B3VIH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B3VIH6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B3VIH6Q?
For technical support, including STM32H7B3VIH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B3VIH6Q requirements.
6.How does Aetrix verify that STM32H7B3VIH6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7B3VIH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B3VIH6Q meets industry standards.
7.What is the process for return or replacement of STM32H7B3VIH6Q?
All STM32H7B3VIH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B3VIH6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B3VIH6Q part is unused and in its original packaging.
Return procedure for STM32H7B3VIH6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B3VIH6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)