STMicroelectronics STM32H7B3ZIT6
- Part No.:
- STM32H7B3ZIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H7B3ZIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B3ZIT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz, featuring double-precision FPU, 2 Mbytes of flash memory, 1.4 Mbytes of RAM (including 64 Kbytes ITCM + 128 Kbytes DTCM), and integrated SMPS regulator. It supports dual Octo-SPI with on-the-fly AES-128 decryption, FMC for NOR/SDRAM/NAND, and advanced peripherals including FDCAN, TT-CAN, JPEG codec, LCD-TFT controller, and hardware cryptographic acceleration (AES/GCM/CCM/SHA/HMAC/RNG). Used in industrial PLCs, motor drives, and medical imaging subsystems.
For engineers reviewing the STM32H7B3ZIT6 datasheet, STM32H7B3ZIT6 pinout, STM32H7B3ZIT6 application, or STM32H7B3ZIT6 equivalent, key selection criteria include verified 280 MHz real-time performance, dual-bank flash with RWW, TCM RAM partitioning for deterministic ISR latency, Octo-SPI DTR mode timing (up to 110 MHz), and SMPS integration for <3.3 V core supply efficiency.
Technical Context
The STM32H7B3ZIT6 implements a dual-bus matrix architecture with one AXI and two AHB interconnects, enabling concurrent CPU, DMA, and peripheral access without contention. Its Cortex-M7 core includes 16 KB instruction and 16 KB data caches, L1 cache line fill from 128-bit flash in single cycle, and MPU-enforced memory isolation across CPU domain (CD) and Smart Run Domain (SRD).
It integrates two independent Octo-SPI controllers supporting SDR/DTR modes (140/110 MHz), each with dedicated OTFDEC AES-128 engines, plus an FMC supporting synchronous NOR/PSRAM (125 MHz), SDRAM, and 8/16-bit NAND. The SRD domain hosts RTC, backup SRAM, low-power timers, and one DFSDM filter - all operable during Stop mode with 2.8 µA consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU, 599 DMIPS, and 6-stage dual-issue pipeline for deterministic real-time control. |
| Memory | 2 Mbytes dual-bank flash (RWW support), 192 Kbytes TCM RAM (64K ITCM + 128K DTCM), 1.18 Mbytes user SRAM, 4 Kbytes backup SRAM. |
| Octo-SPI | 2x interfaces with on-the-fly AES-128 decryption; SDR mode up to 140 MHz, DTR mode up to 110 MHz - enables secure, high-bandwidth external HyperRAM/NOR boot. |
| Power Management | Integrated SMPS step-down converter (1.62–3.6 V input → VCORE); Stop mode current = 32 µA with full RAM retention; Standby = 2.8 µA (RTC/LSE active). |
| Analog Peripherals | 2× 16-bit ADCs (up to 24 channels, 3.6 MSPS), 1× single-channel + 1× dual-channel 12-bit DAC, 2× ultra-low-power comparators, 2× op-amps (8 MHz GBW). |
| Crypto & Security | AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), HASH (MD5/SHA-1/SHA-2), HMAC, 2× OTFDEC engines, NIST SP 800-90B TRNG, ROP/PC-ROP/tamper detection. |
| Package & Pins | LQFP144 (20 × 20 mm), 168 total GPIOs (164 5-V-tolerant), 97 usable I/Os per pinout table - supports full peripheral mapping including DCMI/PSSI multiplexing. |
Pinout & Package
LQFP144 package (20 × 20 mm, 0.5 mm pitch), ECOPACK2-compliant, with exposed thermal pad. Pin functions validated per DS13139 Rev 8 Table 7 (STM32H7B3xI pin/ball definition) and RM0455 Section 7.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core power supply / ground | 1.62–3.6 V operation; separate VDDA for analog; VCAP/VDDLDO for LDO regulation; VDDSMPS/VSSSMPS for SMPS input. |
| PA0–PK15 | General-purpose I/O | Up to 168 GPIOs; 164 support 5-V tolerance; fast I/Os rated for 133 MHz toggle; configurable as AF for all peripherals. |
| OSC_IN/OSC_OUT | HSE crystal interface | 4–50 MHz external crystal input; supports clock tree stability for USB OTG, SDMMC, and audio PLL synchronization. |
| OCTOSPI1_NCS/OCTOSPI1_IO0–7 | Octo-SPI channel 1 bus | 8-bit bidirectional data + chip select; supports DQS-strobed DTR mode; mapped to PF0–PF15 and PG0–PG15 per alternate function remapping. |
| FMC_A0–FMC_A25/FMC_D0–FMC_D31 | Flexible Memory Controller bus | 32-bit data + 26-bit address; supports NOR/PSRAM (125 MHz sync), SDRAM, and NAND with ECC; requires specific pin grouping (e.g., PE0–PE15, PD0–PD14). |
| USB_OTG_HS_DP/DM | High-speed USB differential pair | PHY-integrated; supports HS/FS operation; ULPI interface available via PC2_C/PC3_C pins when internal analog switch enabled. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-domain power architecture | CPU Domain (CD) and Smart Run Domain (SRD) independently gated - enables RTC, backup SRAM, and low-power timers to remain active while CPU sleeps at 2.8 µA. |
| On-the-fly Octo-SPI decryption | Two dedicated OTFDEC AES-128 engines decrypt external flash contents in real time during execution - eliminates software decryption overhead and protects firmware IP. |
| Tightly Coupled Memory (TCM) | 64 KB ITCM + 128 KB DTCM accessible in single-cycle - guarantees zero-wait-state execution of time-critical ISRs and DSP kernels without cache miss penalties. |
| Hardware JPEG codec | Full JPEG encode/decode acceleration (baseline YUV422/420) - offloads CPU by >90% for image capture/display in HMI or medical endoscopy applications. |
| Chrom-ART Accelerator (DMA2D) | 2D graphics engine with alpha blending, color format conversion, and memory-to-memory transfers - reduces CPU load in TFT-LCD GUI rendering by up to 70%. |
Applications
| Industrial PLC & Motion Control | Medical Imaging Subsystem |
|---|---|
|
Use Scenario: Real-time servo loop execution, multi-axis trajectory planning, and EtherCAT slave communication in compact PLC modules. IC Role / Device Role / Timing Role: Primary MCU executing deterministic control algorithms at 280 MHz, managing FDCAN/TT-CAN for fieldbus comms, and driving PWM timers with sub-microsecond jitter. Use Value: TCM RAM ensures interrupt latency <100 ns; dual Octo-SPI enables secure firmware updates from external HyperRAM; SMPS improves thermal margin in sealed enclosures. |
Use Scenario: Portable ultrasound probe with embedded beamforming, real-time B-mode image processing, and HDMI-CEC display output. IC Role / Device Role / Timing Role: Central processor handling ADC data ingestion (3.6 MSPS dual ADC), JPEG compression of RF frames, and LTDC-driven TFT display with Chrom-ART acceleration. Use Value: Hardware JPEG codec reduces frame encode time from 12 ms (CPU) to 1.3 ms; 128 KB DTCM buffers raw RF samples; DCMI interface synchronizes CMOS sensor capture at 80 MHz. |
| Smart HVAC Gateway | Secure IoT Edge Node |
|
Use Scenario: Multi-protocol building automation gateway supporting BACnet/IP, Modbus TCP, and BLE-to-Zigbee bridging with local decision logic. IC Role / Device Role / Timing Role: Application processor running FreeRTOS, managing 5× UARTs for legacy fieldbus, 2× SDMMC for logging, and USB OTG for service port. Use Value: 2 MB flash stores multiple protocol stacks and OTA update images; crypto accelerator enables TLS 1.3 handshake in <80 ms; LPUART maintains BLE coexistence during deep sleep. |
Use Scenario: Tamper-resistant edge node for industrial telemetry, performing encrypted sensor fusion, secure boot, and signed firmware updates over FDCAN. IC Role / Device Role / Timing Role: Root-of-trust MCU enforcing secure boot chain, validating signed firmware via HASH/AES, and monitoring active/passive tamper pins (TAMP1–TAMP3). Use Value: PC-ROP prevents return-oriented attacks; active tamper erases backup SRAM on case breach; OTFDEC secures firmware stored in external SPI flash against physical extraction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Same Cortex-M7 @ 480 MHz, 2 MB flash, but lacks integrated SMPS and OTFDEC; includes Ethernet MAC and FMC with wider bus (32-bit data + 26-bit addr vs. H7B3's 32-bit data only). | Preferred for Ethernet-connected gateways requiring IEEE 1588 PTP; unsuitable where board space or SMPS efficiency is critical. | Select if Ethernet PHY interface and higher clock headroom are required; avoid if external SMPS adds cost/complexity. |
| STM32H753ZIT6 | Identical pinout and peripheral set, but adds SHA-256/HMAC acceleration and enhanced ROP/PC-ROP; same 280 MHz max frequency and memory map. | Better suited for FIPS 140-2 Level 1 compliance requirements; no functional difference in motor control or imaging use cases. | Choose for security-certified deployments; no benefit for non-audited industrial control or consumer HMI. |
Compared with STM32H7B3ZIT6, the STM32H743VIT6 trades SMPS integration and Octo-SPI security for Ethernet and higher clock speed, while the STM32H753ZIT6 extends cryptographic primitives without altering power or memory architecture - making the H7B3 optimal for cost-constrained, power-sensitive, secure-boot designs.
Availability
STM32H7B3ZIT6 is available at Aetrix Electronics and suitable for industrial PLCs, medical imaging subsystems, smart HVAC gateways, and secure IoT edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H7B3ZIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and hardware-accelerated security - specifically engineered for industrial automation, medical devices, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7B3ZIT6?
The STM32H7B3ZIT6 operates at up to 280 MHz across an ambient temperature range of −40 °C to +85 °C, with a supply voltage range of 1.62 V to 3.6 V. Below 1.71 V, an external power supervisor must be used and the PDR_ON pin tied to VSS to maintain functionality - otherwise, the internal PVD enforces a 1.71 V minimum.
Does STM32H7B3ZIT6 support secure firmware updates and tamper detection?
Yes. It supports secure firmware upgrades via embedded Secure Access Mode, active/passive tamper pins (TAMP1–TAMP3), and hardware-based AES-128/192/256 with GCM/CCM modes. The PC-ROP feature prevents code-reuse attacks, and backup SRAM is erased upon active tamper event - all confirmed in DS13139 Section 4.3 and RM0455 Chapter 42.
How many Octo-SPI interfaces does STM32H7B3ZIT6 have, and what encryption modes do they support?
The STM32H7B3ZIT6 includes two independent Octo-SPI interfaces, each with a dedicated OTFDEC AES-128 engine operating in CTR mode. Both support on-the-fly decryption of external flash during XIP execution, with SDR mode up to 140 MHz and DTR mode up to 110 MHz - verified in DS13139 Table 1 and Section 4.4.3.
Is the LQFP144 package of STM32H7B3ZIT6 pin-compatible with other STM32H7B3 variants?
No - pin compatibility is limited to same-package variants (e.g., STM32H7B3VIH in LQFP100 is not pin-compatible with STM32H7B3ZIT6 in LQFP144). Peripheral mapping differs across packages; Table 7 in DS13139 confirms only 97 of 168 GPIOs are available on LQFP144, with specific constraints on FMC and OCTOSPI signal routing.
STM32H7B3ZIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 20x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B3ZIT6 FAQ
1.How can I place an order for STM32H7B3ZIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B3ZIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B3ZIT6 reliable?
The price and inventory of STM32H7B3ZIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B3ZIT6 is usually 5 days.
3.What payment methods are accepted for STM32H7B3ZIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B3ZIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B3ZIT6?
STM32H7B3ZIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B3ZIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B3ZIT6?
For technical support, including STM32H7B3ZIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B3ZIT6 requirements.
6.How does Aetrix verify that STM32H7B3ZIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H7B3ZIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B3ZIT6 meets industry standards.
7.What is the process for return or replacement of STM32H7B3ZIT6?
All STM32H7B3ZIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B3ZIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B3ZIT6 part is unused and in its original packaging.
Return procedure for STM32H7B3ZIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B3ZIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

