STMicroelectronics STM32H7B3ZIT6Q
- Part No.:
- STM32H7B3ZIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H7B3ZIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,551
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7B3ZIT6Q from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller operating at up to 280 MHz, featuring dual-precision FPU, 16 KB instruction and 16 KB data cache, 2 MB flash, and ~1.4 MB RAM (including 64 KB ITCM + 128 KB DTCM). It integrates two Octo-SPI interfaces with on-the-fly AES-128 decryption, FMC for SDRAM/NAND/NOR, and supports CAN FD and TT-CAN for real-time industrial control.
For engineers reviewing the STM32H7B3ZIT6Q datasheet, STM32H7B3ZIT6Q pinout, STM32H7B3ZIT6Q application, or STM32H7B3ZIT6Q equivalent, key selection criteria include its 280 MHz CPU frequency, dual-bank flash with read-while-write, TCM RAM partitioning for deterministic timing, SMPS support for high-efficiency power delivery, and hardware JPEG/Chrom-ART acceleration for embedded graphics.
Technical Context
The STM32H7B3ZIT6Q implements a six-stage dual-issue Cortex-M7 core with dynamic branch prediction and Harvard architecture, enabling deterministic execution of time-critical firmware in motor control and real-time audio processing. Its interconnect matrix comprises one AXI and two AHB bus matrices, plus five DMA controllers-including MDMA for high-bandwidth peripheral-to-memory transfers-reducing CPU load during sensor data acquisition or display refresh.
Memory subsystem includes dual-bank 2 MB flash with ECC and RWW, 192 KB TCM RAM (64 KB ITCM + 128 KB DTCM), 1.18 MB user SRAM, and 4 KB backup SRAM. Two Octo-SPI interfaces operate up to 140 MHz (SDR) and 110 MHz (DTR), each with dedicated OTFDEC AES-128 engines for secure external memory access without software overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M7 @ 280 MHz with double-precision FPU and 16 KB I-cache / 16 KB D-cache |
| Flash Memory | 2048 KB dual-bank flash with read-while-write and ECC for safe firmware updates |
| RAM | 192 KB TCM (64 KB ITCM + 128 KB DTCM) + 1.18 MB user SRAM + 4 KB backup SRAM |
| Octo-SPI Interfaces | 2x interfaces supporting serial PSRAM/NOR/HyperRAM up to 140 MHz SDR; each with AES-128 OTFDEC |
| FMC Support | Flexible external memory controller for SDRAM, NAND (8/16-bit), and NOR flash up to 125 MHz synchronous mode |
| Crypto Acceleration | AES-128/192/256 (ECB/CBC/CTR/GCM/CCM), HASH (MD5/SHA-1/SHA-2), HMAC, and NIST SP 800-90B TRNG |
| Communication Peripherals | 2× CAN FD + 1× TT-CAN, 6× SPI/I2S, 5× USART/UART + 1× LPUART, 2× SDMMC, 2× SAI, SPDIFRX, SWPMI, MDIO |
| Power Management | SMPS step-down regulator, configurable LDO, VOS0–VOS3 voltage scaling, Stop mode @ 32 µA with full RAM retention |
Pinout & Package
STM32H7B3ZIT6Q is housed in a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch), ECOPACK2-compliant, with 97 GPIOs (168 total available across family), including 164 5-V-tolerant pins and fast I/Os rated up to 133 MHz. The package supports all core peripherals including dual Octo-SPI, FMC, USB OTG_HS/FS, SDMMC, LCD-TFT, and cryptographic accelerators.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core power supply and ground | 1.62–3.6 V operation; supports SMPS/LDO selection and voltage scaling modes (VOS0–VOS3) |
| OSC_IN/OSC_OUT | External crystal oscillator input/output | Supports 4–50 MHz HSE for precise clock generation; enables PLL1/PLL2/PLL3 configuration |
| BOOT0 | Boot mode selection | High at reset selects system memory bootloader (USART/I2C/SPI/USB-DFU/FDCAN) |
| NRESET | Active-low reset input | Synchronizes internal reset logic; compatible with external supervisor circuits and PDR_ON control |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O with alternate functions | Configurable as UART/SPI/I2C/ADC/DAC/Timer channels; up to 133 MHz toggle rate in fast mode |
| OCTOSPI1_NCS/OCTOSPI1_IO0–7 | Octo-SPI interface signals | Enables direct connection to HyperRAM/PSRAM/NOR with on-the-fly decryption via OTFDEC1 |
| FMC_A0–FMC_A25, FMC_D0–D31 | Flexible memory controller address/data bus | Supports 32-bit SDRAM, 16-bit NAND, or NOR flash with programmable timing and wait states |
| USB_DP/USB_DM | USB OTG high-speed differential pair | Integrated PHY with ULPI support; powered by dedicated 3.3 V regulator or external VDD50USB |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with RWW | Enables seamless firmware updates and background programming without halting CPU execution |
| TCM RAM partitioning | 64 KB ITCM + 128 KB DTCM ensures zero-wait-state, deterministic access for critical ISR and real-time routines |
| Hardware JPEG codec | Accelerates compression/decompression of images up to XGA resolution, offloading CPU in HMI applications |
| Chrom-ART Accelerator (DMA2D) | Performs 2D graphics operations (copy, fill, blend) in parallel with CPU, reducing display update latency |
| On-the-fly Octo-SPI decryption | Two independent AES-128 OTFDEC engines enable secure external memory access without software crypto overhead |
| SMPS + configurable LDO | Integrated step-down converter improves power efficiency vs. LDO-only designs; supports dynamic voltage scaling |
Applications
| Industrial PLC & Motor Drives | Medical Imaging Devices |
|---|---|
Use Scenario: Real-time motion control in servo drives with multi-axis coordination and safety monitoring. IC Role / Device Role / Timing Role: Cortex-M7 executes PID loops at 280 MHz while Octo-SPI fetches waveform tables from encrypted external PSRAM; FMC interfaces with encoder feedback ICs. Use Value: Deterministic 100 ns interrupt latency and TCM-resident code ensure sub-microsecond jitter in closed-loop response. | Use Scenario: Portable ultrasound systems requiring low-power image capture, preprocessing, and display. IC Role / Device Role / Timing Role: JPEG codec compresses raw sensor frames; Chrom-ART renders UI overlays on TFT-LCD; DFSDM filters analog front-end signals. Use Value: Hardware-accelerated image pipeline reduces SoC power to <150 mW during scanning, extending battery life. |
| Smart Building HVAC Controllers | Secure IoT Gateways |
Use Scenario: Multi-sensor environmental monitoring (temp, humidity, CO₂) with local decision-making and cloud sync. IC Role / Device Role / Timing Role: Dual ADCs sample 24 channels at 3.6 MSPS; LPUART handles BLE/Wi-Fi coexistence; RTC maintains schedule during Stop mode @ 2.8 µA. Use Value: Full RAM retention in Stop mode preserves sensor history and network state without external backup power. | Use Scenario: Edge gateway aggregating data from field devices using encrypted storage and TLS offload. IC Role / Device Role / Timing Role: AES/GCM/HMAC accelerators perform TLS 1.3 handshake and payload encryption; OTFDEC secures firmware stored in external NOR flash. Use Value: Cryptographic throughput exceeds 20 MB/s, enabling secure OTA updates without CPU bottleneck. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Arm Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Lacks SMPS; 1 MB flash; no OTFDEC for Octo-SPI; same 280 MHz M7 core and peripheral set except missing TT-CAN | Lower-cost industrial HMI where external power regulation is acceptable and external memory security is not required | Select when budget constraints outweigh need for integrated SMPS and on-the-fly flash decryption |
| STM32H753ZIT6 | Includes SMPS and OTFDEC like STM32H7B3ZIT6Q but adds SHA-256 accelerator and enhanced tamper detection (3 passive + 2 active pins) | Higher-security applications such as payment terminals or government-grade edge devices requiring certified tamper response | Select when NIST SP 800-193 compliance or active tamper monitoring is mandatory |
Compared with STM32H743VIT6, the STM32H7B3ZIT6Q delivers higher integration via SMPS and dual OTFDEC engines, reducing BOM count and enabling secure external memory; versus STM32H753ZIT6, it trades some security features (SHA-256, extra tamper pins) for identical core performance at lower unit cost.
Availability
STM32H7B3ZIT6Q is available at Aetrix Electronics and suitable for industrial PLCs, medical imaging systems, smart building HVAC controllers, and secure IoT gateways requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for STM32H7B3ZIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32H7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and hardware-accelerated graphics/crypto - specifically engineered for motor control, medical imaging, and secure edge computing.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7B3ZIT6Q?
The STM32H7B3ZIT6Q operates at up to 280 MHz under VOS0 voltage scaling. Its application supply range is 1.62 V to 3.6 V; operation down to 1.62 V requires an external power supervisor and PDR_ON pin tied to VSS. With internal PVD enabled, minimum supply is 1.71 V. All I/Os are 5-V-tolerant across this range.
Does STM32H7B3ZIT6Q support external memory encryption, and how is it implemented?
Yes - it integrates two dedicated OTFDEC (On-The-Fly Decryption) AES-128 engines, one per Octo-SPI interface. Each engine decrypts data in CTR mode during read access from external Octo-SPI memories (e.g., HyperRAM or NOR flash), with keys stored in secure OTP or TAMP registers. No CPU involvement is required during decryption.
How many timers and communication interfaces does STM32H7B3ZIT6Q provide?
It provides 19 timers: 2× 32-bit general-purpose, 2× 16-bit advanced motor control, 10× 16-bit general-purpose, 3× 16-bit low-power, plus SysTick and RTC. Communication interfaces include 2× CAN FD + 1× TT-CAN, 6× SPI/I2S, 5× USART/UART + 1× LPUART, 2× SDMMC, 2× SAI, SPDIFRX, SWPMI, MDIO, USB OTG_HS/FS, HDMI-CEC, and FDCAN.
What package and pin count does STM32H7B3ZIT6Q use, and which peripherals are fully supported?
STM32H7B3ZIT6Q uses a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) with 97 GPIOs. Fully supported peripherals include dual Octo-SPI, FMC, USB OTG_HS/FS, 2× SDMMC, LCD-TFT controller, JPEG codec, Chrom-ART, 2× ADCs, 2× DACs, DFSDM, and cryptographic accelerators - all accessible within pin constraints per Table 7 of DS13139 Rev 8.
STM32H7B3ZIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 280MHz
- Connectivity:
- Camera, CANbus, EBI/EMI, HDMI-CEC, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, PSSI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1.4M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 20x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7B3ZIT6Q FAQ
1.How can I place an order for STM32H7B3ZIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7B3ZIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7B3ZIT6Q reliable?
The price and inventory of STM32H7B3ZIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7B3ZIT6Q is usually 5 days.
3.What payment methods are accepted for STM32H7B3ZIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7B3ZIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7B3ZIT6Q?
STM32H7B3ZIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7B3ZIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7B3ZIT6Q?
For technical support, including STM32H7B3ZIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7B3ZIT6Q requirements.
6.How does Aetrix verify that STM32H7B3ZIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32H7B3ZIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7B3ZIT6Q meets industry standards.
7.What is the process for return or replacement of STM32H7B3ZIT6Q?
All STM32H7B3ZIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7B3ZIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7B3ZIT6Q part is unused and in its original packaging.
Return procedure for STM32H7B3ZIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7B3ZIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

