STMicroelectronics STM32H7R3I8K6
- Part No.:
- STM32H7R3I8K6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H7R3I8K6.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,214
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H7R3I8K6 from STMicroelectronics is an Arm® Cortex®-M7 32-bit microcontroller operating at up to 600 MHz, featuring 64 KB flash, 620 KB SRAM (548 KB with ECC), dual FD-CAN, Ethernet MAC, and NeoChrom GPU2D for advanced graphics acceleration - deployed in industrial HMIs, medical imaging front-ends, and real-time motor control gateways.
For engineers reviewing the STM32H7R3I8K6 datasheet, STM32H7R3I8K6 pinout, STM32H7R3I8K6 application, or STM32H7R3I8K6 equivalent, key selection criteria include its 600 MHz M7 core with L1 cache, dual FD-CAN support for automotive diagnostics, integrated JPEG codec for embedded vision preprocessing, and VFQFPN68 package with 68 pins and 0.5 mm pitch.
Technical Context
The STM32H7R3I8K6 implements a dual-bank Arm Cortex-M7 core with MPU and double-precision FPU, backed by 32+32 KB instruction/data L1 cache enabling zero-wait-state execution from flash or external memory. Its memory subsystem includes 64 KB user flash, 620 KB SRAM (with configurable TCM/AXI split), and flexible external interfaces: FMC8/16, octo-SPI, and SDIO.
Security architecture integrates root-of-trust via secure boot entry and HDP, hardware-accelerated public-key verification (ECC only), HASH, TRNG (NIST SP800-90B compliant), and 1 KB OTP. Graphics subsystem combines NeoChrom GPU2D, Chrom-ART DMA2D, and Chrom-GRC (GFXMMU) for optimized 2D rendering and memory bandwidth reduction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 600 MHz with DP-FPU, MPU, and 32+32 KB L1 cache - enables deterministic real-time execution and high-throughput signal processing. |
| Memory | 64 KB flash + 620 KB SRAM (548 KB with ECC) - supports secure firmware storage, large buffer handling for video/audio pipelines, and fault-tolerant operation. |
| Graphics IP | NeoChrom GPU2D + Chrom-ART DMA2D + Chrom-GRC - accelerates rotation/scaling/texture mapping, offloads CPU for UI rendering, and reduces graphic memory bandwidth by up to 20%. |
| Connectivity | 2× FD-CAN, Ethernet MAC with DMA, 2× USB OTG (FS/HS), 1× UCPD - meets automotive diagnostic (ISO 11898-1:2015), industrial networking, and USB Type-C PD requirements. |
| Analog & Timing | 2× 12-bit ADC (5 MSPS, 17 ch), CORDIC co-processor, RTC with sub-second accuracy - supports multi-channel sensor fusion, trigonometric computation, and precise time-stamping. |
| Security | Secure boot, HDP, PKA (ECC verify), HASH, TRNG, 96-bit UID, 1 KB OTP - enables certified secure firmware updates (SFI/SFU) and tamper-resistant device identity. |
Pinout & Package
STM32H7R3I8K6 is packaged in VFQFPN68 (10 × 10 mm, 0.5 mm pitch), a thermally enhanced, lead-free, ECOPACK2-compliant package suitable for space-constrained industrial and automotive applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | Supplies VCORE (1.05–1.32 V) via internal LDO or SMPS; requires external 1.8 V or 3.3 V input depending on regulator configuration. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O bank | 152 total GPIOs with interrupt capability; multiple banks support independent voltage domains (1.71–3.6 V) and fast slew-rate control. |
| ETH_MDC/MDIO, ETH_RXD0–RXD3, ETH_TXD0–TXD3 | Ethernet MAC interface | Direct connection to external PHY; supports RMII/MII modes and IEEE 802.3 compliance without external glue logic. |
| FDCAN1_RX/TX, FDCAN2_RX/TX | Flexible Data-Rate CAN transceiver I/O | Dual isolated FD-CAN physical layer interfaces supporting ISO 11898-1:2015 up to 5 Mbps - no external transceivers required for basic bus termination. |
| USB_OTG_HS_ULPI_CLK/D0–D7 | High-speed USB ULPI interface | Enables 480 Mbps USB 2.0 HS operation using external ULPI PHY; avoids routing high-speed differential pairs on PCB. |
Key Features
| Feature | Design Value |
|---|---|
| L1 cache with zero-wait-state execution | 32 KB instruction + 32 KB data cache eliminates flash wait states at 600 MHz, reducing average instruction latency by >40% vs uncached execution. |
| Flexible memory controller (FMC) | Supports parallel NOR/NAND/PSRAM and LCD-TFT controllers up to XGA resolution - enables direct drive of industrial displays without external display controller IC. |
| Hardware JPEG codec | Accelerates encode/decode of JPEG images in real time (up to 1080p@30fps) - offloads CPU during camera preview or remote image transmission. |
| Dual low-power timers in Stop mode | 5x LPTIM units retain operation in Stop mode with sub-microsecond wake-up - enables precise periodic sampling of sensors while consuming <2 µA. |
| Audio digital filter (ADF) | 2-channel microphone input with voice activity detection (VAD) and sample-rate conversion - supports always-on audio edge processing without DSP coprocessor. |
Applications
| Industrial HMI | Automotive Diagnostic Gateway |
|---|---|
Use Scenario: Touch-enabled factory floor panel with animated GUI, real-time PLC status visualization, and local data logging. IC Role / Device Role / Timing Role: Primary application processor managing display refresh (via LTDC), touch controller interface, and EtherCAT master stack timing. Use Value: NeoChrom GPU2D renders smooth vector graphics at 60 fps; 620 KB SRAM buffers frame buffers and protocol stacks; FD-CAN handles ECU reprogramming requests. | Use Scenario: In-vehicle gateway bridging OBD-II, CAN FD, and Ethernet AVB networks for OTA update orchestration and diagnostic logging. IC Role / Device Role / Timing Role: Central routing node with dual FD-CAN controllers, Ethernet MAC, and secure boot enforcing firmware authenticity before update execution. Use Value: Dual FD-CAN supports simultaneous UDS sessions on different buses; hardware PKA verifies signed firmware images in <10 ms; UCPD manages USB-C power negotiation. |
| Medical Imaging Front-End | Real-Time Motor Control Gateway |
Use Scenario: Portable ultrasound device capturing raw RF data from transducer arrays and performing on-device beamforming preprocessing. IC Role / Device Role / Timing Role: High-throughput data acquisition engine interfacing with ADCs and FPGA-based beamformer, synchronizing via precise timer triggers. Use Value: 2× 12-bit ADCs sample at 5 MSPS across 17 channels; CORDIC computes trigonometric functions for phase correction; JPEG codec compresses preview frames pre-transmission. | Use Scenario: Servo drive controller coordinating field-oriented control (FOC) loops for three-phase PMSM motors with safety monitoring and EtherCAT slave interface. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC at 20 kHz, managing PWM generation, current sensing, and safety shutdown via dedicated timers and analog comparators. Use Value: Sixteen 16-bit timers include 5 low-power variants active in Stop mode for emergency stop monitoring; 64 KB flash stores dual firmware images for safe rollback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H7R3V8T6 | LQFP100 package (100-pin, 14×14 mm); identical core/peripherals but larger footprint and higher thermal mass. | Better suited for prototyping and designs requiring more GPIOs or easier hand-soldering; lacks VFQFPN68's board-area efficiency. | Select when layout flexibility or debug access outweighs size constraints. |
| STM32H7R7I8K6 | Same VFQFPN68 package and pinout; adds hardware crypto accelerator (AES-256, SHA-256) and additional secure services (secure key storage). | Required for applications needing full TLS 1.3 handshake acceleration or FIPS 140-2 Level 1 compliance. | Choose only if cryptographic throughput or certification mandates exceed STM32H7R3I8K6's PKA/HASH capabilities. |
Compared with STM32H7R3V8T6, the STM32H7R3I8K6 saves 35% PCB area and improves thermal response in sealed enclosures; versus STM32H7R7I8K6, it trades crypto acceleration for lower BOM cost and reduced power in non-security-critical edge nodes.
Availability
STM32H7R3I8K6 is available at Aetrix Electronics and suitable for industrial HMIs, automotive diagnostic gateways, and medical imaging front-ends requiring stable component supply, long-term lifecycle assurance, and ECOPACK2-compliant sourcing.
Supply support for STM32H7R3I8K6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade silicon.
The STM32H7R series targets cost-optimized high-performance embedded applications, integrating security, graphics, and connectivity features previously found only in premium MCUs - specifically engineered for industrial automation, smart medical devices, and automotive body electronics.
FAQ
What is the maximum operating frequency and supported voltage range for STM32H7R3I8K6?
The STM32H7R3I8K6 operates at up to 600 MHz with a core supply (VCORE) range of 1.05–1.32 V, delivered via internal LDO or SMPS. The I/O voltage range is 1.71–3.6 V, supporting mixed-voltage system interfacing without level shifters. All specifications are validated per DS14360 Rev 6, Section 6.3.1.
Does STM32H7R3I8K6 support hardware-accelerated encryption beyond PKA and HASH?
No - STM32H7R3I8K6 includes only PKA (ECC verification only) and HASH (SHA-1/SHA-224/SHA-256) accelerators. It does not integrate AES, DES, or TRNG-based key derivation engines. For full symmetric crypto acceleration, ST recommends STM32H7R7I8K6 or STM32H7A3xx devices with dedicated crypto co-processors.
Can the NeoChrom GPU2D render directly to external SDRAM without CPU intervention?
Yes - NeoChrom GPU2D supports direct rendering to AXI SRAM or external SDRAM via the FMC or XSPI interfaces. Framebuffer addresses are configured in GPU registers, and rendering commands execute autonomously using DMA channels managed by the HPDMA controller, freeing the Cortex-M7 core for application tasks.
What low-power modes are available, and what peripherals remain active in Stop mode?
STM32H7R3I8K6 supports Sleep, Stop, and Standby modes. In Stop mode, five low-power timers (LPTIM1–5), RTC, backup SRAM, and certain I/Os retain functionality. The 4 MHz CSI oscillator and LSE remain active, enabling wake-up events at sub-microsecond latency. Full peripheral retention details are specified in Section 3.6 of DS14360 Rev 6.
STM32H7R3I8K6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit
- Speed:
- 600MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 122
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 616K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H7R3I8K6 FAQ
1.How can I place an order for STM32H7R3I8K6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H7R3I8K6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H7R3I8K6 reliable?
The price and inventory of STM32H7R3I8K6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H7R3I8K6 is usually 5 days.
3.What payment methods are accepted for STM32H7R3I8K6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H7R3I8K6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H7R3I8K6?
STM32H7R3I8K6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H7R3I8K6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H7R3I8K6?
For technical support, including STM32H7R3I8K6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H7R3I8K6 requirements.
6.How does Aetrix verify that STM32H7R3I8K6 is sourced from the original manufacturer or authorized distributors?
All STM32H7R3I8K6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H7R3I8K6 meets industry standards.
7.What is the process for return or replacement of STM32H7R3I8K6?
All STM32H7R3I8K6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H7R3I8K6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H7R3I8K6 part is unused and in its original packaging.
Return procedure for STM32H7R3I8K6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H7R3I8K6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

