STMicroelectronics STM32L011D4P6TR
- Part No.:
- STM32L011D4P6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
STM32L011D4P6TR.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,773
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L011D4P6TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in UFQFPN20 (3×3 mm) package, featuring 16 KB Flash, 2 KB SRAM, 512 B EEPROM with ECC, 12-bit ADC (1.14 Msps), and dual ultra-low-power comparators. It operates from 1.65–3.6 V across –40 to +125 °C and targets battery-powered sensor nodes and smart meters.
For engineers reviewing the STM32L011D4P6TR datasheet, STM32L011D4P6TR pinout, STM32L011D4P6TR application, or STM32L011D4P6TR equivalent, key selection criteria include standby current (0.23 µA), RTC-enabled Stop mode (0.54 µA), 5 µs Flash wakeup time, and 23 I/Os with 5V tolerance - critical for energy-constrained embedded designs requiring long-term autonomy and mixed-voltage interfacing.
Technical Context
The device implements a tightly integrated ultra-low-power architecture: dynamic voltage scaling enables CPU operation from 32 kHz to 32 MHz, with multiple clock sources including factory-trimmed 16 MHz HSI (±1%), 32 kHz LSE for RTC calibration, and multispeed MSI (65 kHz–4.2 MHz). Its power management includes five BOR thresholds, programmable PVD, and three low-power modes (Stop, Standby, Low-power Run) with configurable RAM retention.
Peripherals are optimized for minimal active and leakage current: the 12-bit ADC supports 10 channels down to 1.65 V supply, comparators feature window mode and wake-up capability, and DMA channels (5) offload CPU during conversions and serial transfers. All I/Os support independent configuration for low-leakage states in Stop/Standby modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32-bit, up to 32 MHz - delivers 0.95 DMIPS/MHz for deterministic real-time control in constrained power budgets. |
| Memory | 16 KB Flash (with ECC), 2 KB SRAM, 512 B EEPROM (with ECC) - enables robust firmware storage, data logging, and parameter retention without external components. |
| Power Consumption | 0.23 µA Standby (2 wakeup pins), 0.54 µA Stop + RTC + 2 KB RAM retention - supports >10-year coin-cell operation in periodic-sensing applications. |
| ADC | 12-bit, 1.14 Msps, 10-channel, operational down to 1.65 V - allows high-resolution analog sensing directly from single-cell Li-ion or alkaline supplies. |
| Timers | 7 timers: 2x 16-bit general-purpose (4/2 channels), 1x ultra-low-power 16-bit, SysTick, RTC, 2x watchdogs - provides precise timing, pulse generation, and safety monitoring with sub-microamp overhead. |
| I/O Capability | 28 fast I/Os (23 5V-tolerant) - simplifies interface to legacy peripherals and mixed-voltage sensors without level shifters. |
| Debug | Serial Wire Debug (SW-DP) - enables full on-chip debugging and programming via 2-pin interface, minimizing PCB footprint and debug header cost. |
Pinout & Package
STM32L011D4P6TR uses the UFQFPN20 (3 × 3 mm, 0.5 mm pitch) package with 20 leads. This compact, near-chip-scale footprint supports high-density PCB layouts in space-constrained IoT endpoints and wearables.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply (main) | 1.65–3.6 V core and I/O supply; decoupling required per datasheet layout guidelines for low-noise operation. |
| VSS | Ground reference | Dedicated analog/digital ground return; separation recommended for noise-sensitive ADC/comparator use. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 5V-tolerant logic for compatibility with higher-voltage controllers. |
| PA0–PA9 | General-purpose I/O | 23 GPIOs total (PA0–PA9, PB0–PB10); PA0–PA7 and PB0–PB10 support 5V tolerance - enables direct connection to 5V sensors and UART transceivers. |
| PA1 | ADC_IN1 / COMP1_OUT | Shared analog input and comparator output - supports threshold-triggered wake-up and analog signal conditioning in one pin. |
| PA4 | ADC_IN4 / SPI1_NSS | Configurable for analog sensing or SPI slave select - allows flexible peripheral mapping without external routing changes. |
| PA13/PA14 | SWDIO/SWCLK | 2-pin Serial Wire Debug interface - eliminates need for JTAG header, reducing BOM and board area. |
| PC13 | LSE oscillator / RTC backup | Connects to 32.768 kHz crystal for calendar-timekeeping and ultra-low-power RTC operation (<0.5 µA). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable brownout thresholds (1.6–2.9 V) - ensures reliable reset across wide battery discharge curves without external supervisor IC. |
| EEPROM with ECC | 512 B on-chip data EEPROM with error-correcting code - eliminates need for external serial EEPROM in parameter storage and field-upgrade applications. |
| RTC with calibration | Hardware RTC with ±1 ppm accuracy (calibrated LSE) and 20-byte backup registers - maintains time and state across deep sleep without external timekeeping components. |
| Low-power comparators | 2x ultra-low-power comparators with window mode and wake-up capability down to 1.65 V - enables autonomous voltage monitoring and event-driven wake-up without CPU intervention. |
| Pre-programmed bootloader | Factory-loaded USART/SPI bootloader - permits field firmware updates without debug probe, reducing service cost and enabling remote maintenance. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/flow sampling and LoRaWAN transmission every 12 hours. IC Role / Device Role / Timing Role: Main system controller managing ADC acquisition, RTC-triggered wake-up, LoRa modulation via SPI, and ultra-low-power sleep scheduling. Use Value: 0.23 µA Standby current extends 2xAA battery life beyond 15 years; 512 B EEPROM stores calibration offsets and usage logs without external memory. | Use Scenario: Indoor air quality monitor using CO₂, temperature, and humidity sensors, transmitting data via BLE every 5 minutes. IC Role / Device Role / Timing Role: Central data aggregator and scheduler, reading I²C sensors, performing basic compensation algorithms, and controlling BLE radio power state. Use Value: 23 5V-tolerant I/Os interface directly to legacy I²C sensors; 12-bit ADC resolves <0.1% RH resolution at 3.3 V supply. |
| Portable Medical Device | Industrial Predictive Maintenance Node |
Use Scenario: Handheld pulse oximeter with optical sensing, OLED display, and USB charging detection. IC Role / Device Role / Timing Role: System-on-chip handling photodiode signal conditioning (via ADC/comparators), display SPI driving, USB VBUS monitoring, and battery voltage supervision. Use Value: Dual comparators enable simultaneous LED drive control and battery low-voltage alert; 0.54 µA Stop+RTC mode preserves session state during idle periods. | Use Scenario: Vibration sensor node mounted on motor housing, sampling accelerometer data at 1 kHz and triggering edge-based alerts over RS-485. IC Role / Device Role / Timing Role: Real-time signal preprocessor running FFT windows and peak detection, then forwarding alerts via UART-to-RS485 transceiver. Use Value: 76 µA/MHz Run-mode efficiency minimizes self-heating during computation; 5 µs Flash wakeup ensures sub-millisecond response to vibration events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L031F6P6 | Same core and package, but 32 KB Flash, 8 KB SRAM, no EEPROM, higher max frequency (32 MHz vs 32 MHz same), identical low-power specs | Targeted at applications needing larger code space or more RAM but no on-chip EEPROM | Select when firmware complexity exceeds 16 KB or runtime data buffers require >2 KB RAM; forfeits EEPROM-based parameter storage. |
| EFM32ZG222F32 | Silicon Labs ARM Cortex-M0+, 32 KB Flash, 4 KB RAM, no EEPROM, 0.5 µA Stop mode (no RTC retention), 12-bit ADC (1 Msps) | Lower integration: requires external RTC and EEPROM for equivalent functionality; lacks 5V-tolerant I/Os | Choose only if leveraging Simplicity Studio ecosystem or requiring specific EFM32 peripherals (e.g., LESENSE); adds BOM cost and board area for missing functions. |
Compared with STM32L011D4P6TR, STM32L031F6P6 offers greater memory headroom at identical power and pinout, while EFM32ZG222F32 demands external components to match EEPROM, RTC retention, and 5V-tolerant I/O - increasing design complexity and bill-of-materials cost.
Availability
STM32L011D4P6TR is available at Aetrix Electronics and suitable for smart utility metering, wireless sensor nodes, portable medical devices, and industrial predictive maintenance nodes requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32L011D4P6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32L0 Access line targets ultra-low-power embedded applications where battery life, small form factor, and integrated analog peripherals are critical - delivering Arm Cortex-M0+ performance with industry-leading sub-µA standby and RTC retention capabilities.
FAQ
What is the maximum operating frequency and corresponding power supply range for STM32L011D4P6TR?
The STM32L011D4P6TR operates up to 32 MHz across its full 1.65–3.6 V supply range, enabled by dynamic voltage scaling. At 32 MHz, minimum supply is 2.4 V; at lower frequencies (e.g., 16 MHz), it supports down to 1.65 V - allowing sustained operation across full battery discharge profiles without frequency throttling.
Does STM32L011D4P6TR support hardware encryption or secure boot features?
No. The STM32L011D4P6TR does not include hardware cryptographic accelerators (AES, SHA, PKA) or secure boot ROM. It relies on software-based security implementations. For certified secure boot or encrypted firmware updates, consider STM32L071xx or STM32L5xxx series devices with dedicated security peripherals and TrustZone support.
Can the internal 16 MHz RC oscillator be used as the system clock without calibration?
Yes - the 16 MHz HSI oscillator is factory-trimmed to ±1% accuracy and can serve as the main system clock immediately after reset. No user calibration is required. However, for time-critical applications like UART communication at high baud rates (>1 Mbps), external crystal or PLL-based clocking is recommended to maintain timing margin.
How many I/O pins support 5V tolerance, and which ones are they?
23 I/O pins are 5V tolerant: PA0–PA7, PB0–PB10, and PA13–PA14 (SWDIO/SWCLK). This is confirmed in Section 3.7 (GPIOs) and Table 50 (I/O static characteristics) of the datasheet. Tolerance applies in both input and output modes, enabling direct interfacing with 5V logic without external level shifters.
STM32L011D4P6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 11
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 512 x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L011D4P6TR FAQ
1.How can I place an order for STM32L011D4P6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L011D4P6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L011D4P6TR reliable?
The price and inventory of STM32L011D4P6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L011D4P6TR is usually 5 days.
3.What payment methods are accepted for STM32L011D4P6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L011D4P6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L011D4P6TR?
STM32L011D4P6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L011D4P6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L011D4P6TR?
For technical support, including STM32L011D4P6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L011D4P6TR requirements.
6.How does Aetrix verify that STM32L011D4P6TR is sourced from the original manufacturer or authorized distributors?
All STM32L011D4P6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L011D4P6TR meets industry standards.
7.What is the process for return or replacement of STM32L011D4P6TR?
All STM32L011D4P6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L011D4P6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L011D4P6TR part is unused and in its original packaging.
Return procedure for STM32L011D4P6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L011D4P6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

