STMicroelectronics STM32L011F3P6TR
- Part No.:
- STM32L011F3P6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
STM32L011F3P6TR.pdf
- Description:
- IC MCU 32BIT 8KB FLASH 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:12,752
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L011F3P6TR from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in a TSSOP20 package, featuring 16 KB Flash, 2 KB SRAM, 512 B EEPROM with ECC, 12-bit ADC (1.14 Msps), and dual ultra-low-power comparators. It operates from 1.65 V to 3.6 V across –40 °C to 125 °C and delivers 76 µA/MHz in Run mode - ideal for battery-powered sensor nodes and smart metering endpoints.
For engineers reviewing the STM32L011F3P6TR datasheet, STM32L011F3P6TR pinout, STM32L011F3P6TR application, or STM32L011F3P6TR equivalent, key selection criteria include standby current (0.23 µA), RTC-enabled Stop mode (0.54 µA with 2 KB RAM retention), 5 µs Flash wakeup time, and 23 5V-tolerant I/Os - all critical for energy-constrained embedded designs requiring long-term autonomy and robust peripheral integration.
Technical Context
The STM32L011F3P6TR implements a tightly integrated ultra-low-power architecture: its Cortex-M0+ core runs at up to 32 MHz with 0.95 DMIPS/MHz, supported by multiple clock sources including factory-trimmed 16 MHz HSI (±1%), 32 kHz LSE for RTC calibration, and multispeed MSI (65 kHz–4.2 MHz). Dynamic voltage scaling enables adaptive power management across operating modes.
Its low-power design centers on five hierarchical modes: Run (76 µA/MHz), Sleep (1.8 µA), Low-power Run (12 µA), Stop (0.29–0.54 µA depending on retention), and Standby (0.23 µA with two wakeup pins). Peripheral wakeup capability is distributed across 16 lines and two dedicated comparator outputs, enabling event-driven operation without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32-bit, up to 32 MHz - delivers deterministic real-time control with minimal code footprint and low interrupt latency. |
| Memory | 16 KB Flash (ECC-protected), 2 KB SRAM, 512 B EEPROM (ECC-protected) - ensures data integrity in field-deployed devices subject to radiation or voltage transients. |
| Power Consumption | 0.23 µA Standby, 0.54 µA Stop + RTC + 2 KB RAM retention - enables >10-year battery life in coin-cell-powered applications. |
| ADC | 12-bit, 1.14 Msps, 10-channel, functional down to 1.65 V - supports high-resolution analog sensing without external supply boosting. |
| Comparators | 2x ultra-low-power comparators with window mode and wake-up capability - enables autonomous threshold monitoring and sleep-state triggering. |
| I/O | 23 I/Os, 20 of which are 5V tolerant - simplifies interface with legacy 5V peripherals and reduces level-shifter count in mixed-voltage systems. |
| Wakeup Time | 5 µs from Flash memory - minimizes active-time overhead during intermittent sensing cycles, preserving energy budget. |
Pinout & Package
TSSOP20 (20-lead, 6.5 × 4.4 mm, 0.65 mm pitch) - RoHS-compliant, ECOPACK®2 certified, optimized for compact PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Main power supply (1.65–3.6 V) | Primary digital/analog rail; powers core, memories, and most peripherals - requires local 100 nF decoupling. |
| VSS | Ground reference | Digital ground plane connection; must be low-impedance and tied to analog ground at single point near VREF+. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts 1.65–3.6 V logic levels and supports external push-button or supervisor IC assertion. |
| PA0–PA9 | General-purpose I/Os | Configurable as GPIO, ADC inputs, timer channels, or USART/I2C/SPI functions - PA0–PA3 support analog input down to 1.65 V. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SW-DP) clock and data - enables non-intrusive programming and real-time tracing without dedicated JTAG pins. |
| BOOT0 | Boot mode selection | High at reset forces system memory bootloader execution via USART or SPI - essential for field firmware recovery. |
| VREF+ | Analog reference input | Optional external reference for ADC; when unconnected, internal 1.22 V VREFINT is used - improves ADC accuracy stability over temperature. |
| VBAT | RTC backup supply | Accepts coin cell or supercapacitor (1.65–3.6 V) to maintain RTC and 20-byte backup registers during main power loss. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable brownout thresholds (1.65–2.9 V) - prevents erratic operation during battery sag while minimizing false resets. |
| ECC memory protection | Hardware-implemented ECC on Flash and EEPROM - detects and corrects single-bit errors, extending field reliability in harsh environments. |
| Pre-programmed bootloader | Factory-loaded USART/SPI bootloader - eliminates need for external programmer during production or field updates. |
| Low-power RTC | Real-time clock with calendar, alarm, and calibration register - maintains accurate timekeeping at 0.54 µA with full RAM retention. |
| Programmable voltage detector | PVD monitors VDD against user-defined threshold and triggers interrupt or reset - enables graceful shutdown before brownout. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-operated gas/water meter with pulse counting, temperature compensation, and periodic RF transmission. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, data logging, RTC-based scheduling, and low-power radio interface timing. Use Value: 0.23 µA Standby current and 5 µs wakeup enable >15-year battery life; 512 B EEPROM stores calibration coefficients and usage history with ECC resilience. | Use Scenario: Environmental monitoring node (temp/humidity/pressure) deployed in remote locations with solar charging. IC Role / Device Role / Timing Role: Central MCU coordinating ADC sampling, comparator-triggered wakeups, and burst-mode wireless transmission. Use Value: Dual comparators monitor thresholds autonomously; 0.54 µA Stop+RTC mode preserves timekeeping and RAM state between 10-minute sensing intervals. |
| Industrial Asset Tracker | Medical Wearable Monitor |
Use Scenario: GPS-enabled equipment tracker with motion detection, geofence alerts, and cellular/NB-IoT connectivity. IC Role / Device Role / Timing Role: System manager handling accelerometer interface, GPS fix timing, and modem power sequencing. Use Value: 23 5V-tolerant I/Os simplify connection to legacy GPS modules; 16 wakeup lines allow precise event-driven activation without polling overhead. | Use Scenario: Disposable ECG patch with continuous analog front-end sampling, arrhythmia detection, and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Signal processor executing real-time filtering, peak detection, and low-duty-cycle BLE advertising. Use Value: 12-bit ADC achieves 70 dB SNR at 10 ksps; 1.65 V minimum operation extends usable range of single-cell Li-ion discharge curve. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L011K3U6 | UFQFPN32 package (32-pin, 5×5 mm); adds 3 more I/Os and one additional timer channel | Suitable for designs requiring higher pin count and expanded peripheral routing flexibility | Select when board layout allows larger footprint and additional GPIO/timer resources are needed for future expansion. |
| STM32L031F3P6 | Same TSSOP20 package but with 8 KB Flash, 1 KB SRAM, no EEPROM, and identical low-power specs | Better suited for cost-sensitive applications where EEPROM persistence and full 16 KB Flash are unnecessary | Choose for simpler firmware or shorter product lifecycle where reduced memory and absence of EEPROM are acceptable trade-offs. |
Compared with STM32L011F3P6TR, the STM32L011K3U6 offers greater I/O density in a larger package, while the STM32L031F3P6 reduces memory and removes EEPROM to lower unit cost - both retain identical ultra-low-power performance and TSSOP20-compatible footprint where applicable.
Availability
STM32L011F3P6TR is available at Aetrix Electronics and suitable for smart metering, wireless sensor networks, industrial asset tracking, and medical wearables requiring stable component supply and long-term manufacturability.
Supply support for STM32L011F3P6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32L0 series targets ultra-low-power embedded applications, emphasizing sub-µA standby operation, integrated EEPROM, and robust analog peripherals - engineered specifically for battery longevity and reliability in edge-sensing devices.
FAQ
What is the maximum operating frequency and core type of the STM32L011F3P6TR?
The STM32L011F3P6TR features an Arm Cortex-M0+ core rated for up to 32 MHz operation, delivering 0.95 DMIPS/MHz. Its maximum frequency is constrained by supply voltage: 32 MHz is achievable only above 2.4 V, while dynamic voltage scaling reduces clock speed to 16 MHz or lower at 1.8 V to maintain stability and minimize power consumption.
Does the STM32L011F3P6TR support hardware error correction for memory?
Yes, the STM32L011F3P6TR implements hardware ECC (Error Correction Code) on both its 16 KB Flash memory and 512 B data EEPROM. This enables automatic detection and correction of single-bit errors, significantly improving data integrity in mission-critical applications exposed to radiation, voltage fluctuations, or extended temperature cycling.
How many I/O pins are 5V tolerant, and what is their voltage rating?
23 I/O pins on the STM32L011F3P6TR are 5V tolerant, meaning they safely accept input signals up to 5.5 V regardless of VDD level (1.65–3.6 V). This tolerance applies to all GPIOs except NRST and BOOT0, and eliminates the need for external level shifters when interfacing with standard 5V logic or sensors.
Can the STM32L011F3P6TR operate from a single 1.8 V supply, and what peripherals remain functional?
Yes, the STM32L011F3P6TR operates across 1.65–3.6 V, including 1.8 V. At this voltage, the Cortex-M0+ core runs up to 16 MHz, the 12-bit ADC remains fully functional (down to 1.65 V), both ultra-low-power comparators operate, and the RTC with 2 KB RAM retention functions in Stop mode - all while consuming only 0.54 µA.
STM32L011F3P6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- STM32L0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 512 x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 9x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L011F3P6TR FAQ
1.How can I place an order for STM32L011F3P6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L011F3P6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L011F3P6TR reliable?
The price and inventory of STM32L011F3P6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L011F3P6TR is usually 5 days.
3.What payment methods are accepted for STM32L011F3P6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L011F3P6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L011F3P6TR?
STM32L011F3P6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L011F3P6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L011F3P6TR?
For technical support, including STM32L011F3P6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L011F3P6TR requirements.
6.How does Aetrix verify that STM32L011F3P6TR is sourced from the original manufacturer or authorized distributors?
All STM32L011F3P6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L011F3P6TR meets industry standards.
7.What is the process for return or replacement of STM32L011F3P6TR?
All STM32L011F3P6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32L011F3P6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L011F3P6TR part is unused and in its original packaging.
Return procedure for STM32L011F3P6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L011F3P6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

