STMicroelectronics STM32L011F4P6
- Part No.:
- STM32L011F4P6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
STM32L011F4P6.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L011F4P6 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in TSSOP20 package, featuring 16 KB Flash, 2 KB SRAM, 512 B EEPROM with ECC, 12-bit ADC (1.14 Msps), and dual ultra-low-power comparators. It operates from 1.65 V to 3.6 V across –40 °C to +125 °C and targets battery-powered sensor nodes and smart metering endpoints requiring sub-1 µA standby current.
For engineers reviewing the STM32L011F4P6 datasheet, STM32L011F4P6 pinout, STM32L011F4P6 application, or STM32L011F4P6 equivalent, key selection criteria include verified 0.23 µA Standby mode (2 wakeup pins), 5 µs Flash wakeup time, 23 I/Os with 5V tolerance, and integrated RTC with 2 KB RAM retention in Stop mode.
Technical Context
The STM32L011F4P6 implements a single-core Arm Cortex-M0+ running at up to 32 MHz, supported by multiple clock sources: 16 MHz factory-trimmed HSI (±1%), 32 kHz LSE for RTC calibration, and multispeed MSI (65 kHz–4.2 MHz). Its power architecture includes dynamic voltage scaling and five low-power modes-Run, Sleep, Low-power Run, Low-power Sleep, Stop, and Standby-with dedicated BOR, PVD, and POR/PDR blocks.
Analog subsystem integration includes a 10-channel 12-bit ADC operating down to 1.65 V, two independent comparators with window mode and wake-up capability, and internal temperature sensor with calibrated VREFINT. Peripherals are interconnected via a dedicated AHB/APB matrix supporting DMA-driven transfers for ADC, USART, SPI, I2C, and timers without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 32-bit, up to 32 MHz - enables deterministic real-time control with Thumb-2 instruction set and 0.95 DMIPS/MHz performance. |
| Memory | 16 KB Flash (ECC), 2 KB SRAM, 512 B EEPROM (ECC) - supports firmware updates with error correction and nonvolatile parameter storage across power cycles. |
| Power Consumption | 0.23 µA Standby (2 wakeup pins), 0.54 µA Stop + RTC + 2 KB RAM retention - extends coin-cell battery life to >10 years in intermittent-sensing applications. |
| ADC | 12-bit, 1.14 Msps, 10 channels, min supply 1.65 V - allows high-resolution analog acquisition directly from low-voltage sensors without external regulators. |
| Comparators | 2x ultra-low-power comparators with window mode and wake-up - enables autonomous threshold monitoring and event-triggered wake-up from Stop/Standby without CPU overhead. |
| Timers | 7x timers including 16-bit general-purpose (4-channel), 16-bit low-power (LPTIM), SysTick, RTC, and dual watchdogs - supports precise timing, power-aware scheduling, and safety-critical timeout supervision. |
| I/O Capability | 23 I/Os, 20 of which are 5V tolerant - simplifies interface with legacy 5V peripherals and reduces level-shifter count in mixed-voltage systems. |
Pinout & Package
TSSOP20 package: 20-pin thin shrink small outline, 5.0 × 4.4 mm body, 0.65 mm pitch, ECOPACK®2 compliant. Designed for compact PCB layouts and automated assembly in space-constrained industrial and consumer modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core & I/O power supply | 1.65–3.6 V main supply; powers CPU, memories, and all I/Os; requires local decoupling per datasheet layout guidelines. |
| VSS | Ground reference | Digital ground return path; must be connected to low-impedance PCB plane to minimize noise coupling into analog circuits. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC assertion; supports programmable reset timing. |
| PA0–PA7 | General-purpose I/Os | Configurable as GPIO, ADC inputs (PA0–PA7), comparator inputs (PA1, PA4), or timer/USART/SPI alternate functions; 23 total I/Os, 20 5V tolerant. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SW-DP) pins for programming and real-time debugging; no external pull-ups required; supports full-speed traceless debug. |
| BOOT0 | Boot mode selection | High at reset selects system memory bootloader (USART/SPI); low selects user Flash; internal pull-down ensures default Flash boot. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power standby | 0.23 µA with 2 wakeup pins enabled - eliminates need for external wake-up controllers in always-on sensing nodes. |
| Integrated EEPROM | 512 B with ECC - provides reliable, wear-leveled nonvolatile storage for calibration data and device configuration without external serial EEPROM. |
| Hardware CRC unit | 32-bit polynomial calculation engine - accelerates firmware integrity checks and communication frame validation in secure boot and OTA update flows. |
| Pre-programmed bootloader | Factory-loaded USART/SPI bootloader - enables field firmware updates without JTAG/SWD hardware, reducing production test and service costs. |
| Temperature sensor | Calibrated internal sensor with ±2 °C accuracy (–40 to +85 °C) - delivers system-level thermal monitoring without external components or PCB area. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
|
Use Scenario: Battery-powered gas/water meter with pulse counting, pressure sensing, and LoRaWAN backhaul. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, data logging, RTC-based reporting intervals, and low-power radio interface coordination. Use Value: 0.23 µA Standby and 5 µs Flash wakeup enable multi-year operation on AA batteries while maintaining precise 15-minute reporting schedules. |
Use Scenario: Industrial vibration monitor mounted on rotating equipment with accelerometer, temperature, and humidity sensing. IC Role / Device Role / Timing Role: Edge intelligence node performing analog signal conditioning, FFT preprocessing, and event-triggered transmission via BLE. Use Value: Dual comparators wake MCU only on amplitude threshold breach, avoiding continuous ADC sampling and extending runtime by 8× vs polling architectures. |
| Portable Medical Device | Asset Tracking Tag |
|
Use Scenario: Disposable glucose monitor with electrochemical sensor interface and NFC data transfer. IC Role / Device Role / Timing Role: Analog front-end controller handling sensor biasing, 12-bit ADC conversion, and NFC field-powered communication sequencing. Use Value: 1.65 V minimum ADC operation allows direct use of single-cell lithium coin cell (CR2032) without boost converter, reducing BOM cost and size. |
Use Scenario: GPS-denied indoor asset tracker using BLE beaconing and motion-triggered location logging. IC Role / Device Role / Timing Role: System-on-chip managing accelerometer wake-up, flash-based log storage, and low-duty-cycle BLE advertising. Use Value: 2 KB SRAM retention in Stop mode preserves last known position and motion history during deep sleep, enabling instant resume after movement detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L031F6P6 | Same core and package, but 32 KB Flash, 8 KB SRAM, adds AES-128 and true RNG - higher memory and security features. | Required for firmware with cryptographic signing or larger OTA payloads; not drop-in due to different Flash layout and option byte settings. | Select when future-proofing for secure firmware updates or complex state machines exceeding 16 KB code space. |
| EFM32ZG222F32 | Silicon Labs ARM Cortex-M0+, 32 KB Flash, 4 KB RAM, but no EEPROM; standby current 0.4 µA (vs 0.23 µA); no integrated RTC calibration. | Lacks EEPROM for persistent calibration storage; RTC accuracy depends on external crystal; higher standby current reduces battery lifetime in long-interval sensing. | Consider only if leveraging Simplicity Studio toolchain and existing EFM32 ecosystem; avoid when EEPROM or sub-0.3 µA standby is mandatory. |
Compared with STM32L011F4P6, STM32L031F6P6 offers scalable memory and security for evolving firmware, while EFM32ZG222F32 trades lower integration and higher standby for vendor-specific tooling - making STM32L011F4P6 optimal for cost-sensitive, battery-limited designs needing proven EEPROM and best-in-class ultra-low-power modes.
Availability
STM32L011F4P6 is available at Aetrix Electronics and suitable for smart utility metering, wireless sensor nodes, portable medical devices, and asset tracking tags requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature and voltage ranges.
Supply support for STM32L011F4P6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.
The STM32L0 series targets ultra-low-power embedded applications, emphasizing energy efficiency, integrated analog peripherals, and robustness for battery-operated and industrial edge devices - with STM32L011F4P6 representing the entry-level, cost-optimized variant in this continuum.
FAQ
What is the maximum operating frequency and corresponding power supply range for STM32L011F4P6?
The STM32L011F4P6 achieves its maximum 32 MHz CPU frequency only when VDD is ≥2.4 V, per Section 6.3.1 of the datasheet. At 1.65–2.39 V, the maximum allowed frequency drops to 16 MHz to maintain timing margins and stability. This dynamic voltage scaling is managed automatically by the internal regulator and must be configured in software before changing clock source or frequency.
Does STM32L011F4P6 support hardware encryption or secure boot features?
No, the STM32L011F4P6 does not include hardware AES, SHA, or PKA accelerators, nor does it support secure boot with immutable root-of-trust. These features are present in higher-tier variants like STM32L071 or STM32L082. However, the device does provide a 96-bit unique ID and CRC calculation unit, enabling software-based signature verification and firmware integrity checks when combined with external secure elements or trusted execution environments.
Can the internal 32 kHz LSE oscillator be used for RTC calibration without an external crystal?
No - the LSE (Low-Speed External) oscillator requires connection of a 32.768 kHz quartz crystal between OSC32_IN and OSC32_OUT pins to function. The STM32L011F4P6 does not include a built-in RC-based 32 kHz oscillator; the only internal low-speed source is the 37 kHz LSI, which lacks the stability needed for accurate RTC timekeeping. For RTC applications, an external crystal is mandatory.
How many I/O pins support 5V tolerance, and what are the limitations?
20 of the 23 GPIOs on STM32L011F4P6 are 5V tolerant when VDD is powered (1.65–3.6 V), as confirmed in Table 50 (I/O static characteristics) and Section 3.7 of the datasheet. This tolerance applies only in input or output-push-pull mode with VDD present; 5V-tolerant pins must never be driven high while VDD = 0 V, and analog functions (ADC, comparators) remain limited to VDD-referenced operation regardless of pin voltage rating.
STM32L011F4P6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- STM32L0
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 512 x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 9x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L011F4P6 FAQ
1.How can I place an order for STM32L011F4P6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L011F4P6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L011F4P6 reliable?
The price and inventory of STM32L011F4P6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L011F4P6 is usually 5 days.
3.What payment methods are accepted for STM32L011F4P6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L011F4P6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L011F4P6?
STM32L011F4P6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L011F4P6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L011F4P6?
For technical support, including STM32L011F4P6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L011F4P6 requirements.
6.How does Aetrix verify that STM32L011F4P6 is sourced from the original manufacturer or authorized distributors?
All STM32L011F4P6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L011F4P6 meets industry standards.
7.What is the process for return or replacement of STM32L011F4P6?
All STM32L011F4P6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L011F4P6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L011F4P6 part is unused and in its original packaging.
Return procedure for STM32L011F4P6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L011F4P6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

