STMicroelectronics STM32L011G3U7
- Part No.:
- STM32L011G3U7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 28-UFQFN
- Datasheet:
-
STM32L011G3U7.pdf
- Description:
- IC MCU 32BIT 8KB FLASH 28UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L011G3U7 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in UFQFPN20 (3×3 mm) package, featuring 16 KB Flash, 2 KB SRAM, 512 B EEPROM with ECC, 12-bit ADC (1.14 Msps), and dual ultra-low-power comparators. It operates from 1.65–3.6 V across –40 to +125 °C and delivers 76 µA/MHz in Run mode - ideal for battery-powered IoT sensors and smart metering endpoints.
For engineers reviewing the STM32L011G3U7 datasheet, STM32L011G3U7 pinout, STM32L011G3U7 application, or STM32L011G3U7 equivalent, key selection criteria include standby current (0.23 µA), RTC-enabled Stop mode (0.54 µA), 5 µs Flash wakeup time, and 23 I/Os with 5V tolerance - all critical for energy-constrained embedded designs requiring long-term autonomy and robust peripheral integration.
Technical Context
The STM32L011G3U7 integrates a Cortex-M0+ core running up to 32 MHz with dynamic voltage scaling, supported by multiple clock sources: 16 MHz factory-trimmed HSI (±1%), 32 kHz LSE for RTC calibration, and a multispeed MSI (65 kHz–4.2 MHz). Its low-power architecture includes five operational modes - Run, Sleep, Low-power Run, Stop, and Standby - each with distinct power/performance trade-offs validated down to 1.65 V supply.
Peripheral interconnect is managed via an AHB/APB matrix supporting concurrent DMA transfers across ADC, USART, SPI, I²C, and timers. The device embeds a 96-bit unique ID, CRC calculation unit, and serial wire debug (SW-DP), enabling secure firmware updates and traceable production programming without external debug hardware.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32-bit, up to 32 MHz - enables deterministic real-time control with <1-cycle branch penalty and Thumb-2 instruction set efficiency. |
| Memory | 16 KB Flash (ECC-protected), 2 KB SRAM, 512 B EEPROM (ECC-protected) - supports field firmware updates and nonvolatile parameter storage with error resilience. |
| ADC | 12-bit, 1.14 Msps, 10-channel, operational down to 1.65 V - allows high-resolution sensor acquisition in low-voltage battery systems without external signal conditioning. |
| Low-power Modes | 0.23 µA Standby (2 wake pins), 0.54 µA Stop + RTC + 2 KB RAM retention - extends coin-cell battery life to >10 years in periodic-sensing applications. |
| Timers | 7x timers including 16-bit general-purpose (4-channel), ultra-low-power LPTIM, SysTick, RTC, and dual watchdogs - provides precise timing, event capture, and fail-safe supervision in safety-critical edge nodes. |
| I/O | 28 fast I/Os (23 5V-tolerant) - simplifies interface to legacy 5V peripherals and reduces level-shifter count in mixed-voltage designs. |
| Debug | Serial Wire Debug (SW-DP) - enables full-speed on-chip debugging and flash programming using standard ST-LINK probes without JTAG header footprint. |
Pinout & Package
STM32L011G3U7 uses the UFQFPN20 (3 × 3 mm, 0.5 mm pitch) package - a space-constrained, thermally efficient solution for compact PCB layouts in wearables and sensor nodes. Pin assignments are validated per ST's DocID027973 Rev 5, Section 4 (Pin descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core and I/O domain operation; decoupling required per layout guidelines (Section 7.5). |
| PA0–PA15, PB0–PB1 | General-purpose I/O | 23 pins support 5V tolerance; configurable as GPIO, EXTI, or alternate functions (USART, SPI, I²C, timers) - enables flexible peripheral mapping. |
| NRST | Active-low reset input | Internal pull-up; accepts external push-pull or open-drain reset sources; supports programmable reset timing via PVD/BOR. |
| BOOT0 | Boot mode selection | High at reset enters system memory bootloader (USART/SPI); low boots from main Flash - enables field firmware recovery without debugger. |
| OSC_IN/OSC_OUT | External crystal oscillator interface | Supports 0–32 MHz crystals; optional for precision timing or RTC calibration - eliminates need for external clock generator in cost-sensitive designs. |
Key Features
| Feature | Design Value |
|---|---|
| ECC-protected memories | Flash and EEPROM include hardware ECC - prevents silent data corruption in long-life deployments exposed to radiation or voltage transients. |
| Ultra-low-power comparators | 2x comparators with window mode and wake-up capability down to 1.65 V - enables autonomous analog threshold detection without CPU intervention, reducing average system power. |
| Programmable voltage detector (PVD) | Configurable trip points monitor VDD during brownout or battery depletion - triggers interrupt or reset before logic failure, improving system reliability. |
| Pre-programmed bootloader | Factory-loaded USART/SPI bootloader - allows firmware updates over existing communication interfaces, eliminating need for dedicated programming hardware in production or field service. |
| ECOPACK®2 compliance | Halogen-free, RoHS-compliant packaging - meets environmental requirements for industrial and consumer electronics without performance compromise. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter reading every 15 minutes with local RF transmission. IC Role / Device Role / Timing Role: Main controller managing sensor sampling, RTC-triggered wake-up, AES-encrypted RF packet assembly, and ultra-low-power sleep between cycles. Use Value: 0.23 µA Standby current and 5 µs Flash wakeup enable >15-year coin-cell lifetime while maintaining sub-second response to urgent alarms. | Use Scenario: Environmental monitoring node (temp/humidity/pressure) transmitting data hourly via BLE or LoRaWAN. IC Role / Device Role / Timing Role: System-on-chip host executing sensor fusion, ADC oversampling, and low-power radio stack scheduling with precise RTC-based duty cycling. Use Value: Integrated 12-bit ADC (1.14 Msps) and 2 KB SRAM allow on-device oversampling and filtering - reducing raw data volume sent over air and extending battery life. |
| Industrial Predictive Maintenance | Medical Wearable Patch |
Use Scenario: Vibration and temperature sensing on rotating machinery with edge FFT analysis and anomaly flagging. IC Role / Device Role / Timing Role: Real-time signal acquisition controller interfacing MEMS accelerometers, performing time-domain preprocessing, and triggering alerts via UART to gateway. Use Value: Dual ultra-low-power comparators detect amplitude thresholds in analog domain - offloading CPU and enabling sub-µA continuous monitoring between active bursts. | Use Scenario: Disposable ECG patch recording heart activity for 72 hours on a single CR2032 cell. IC Role / Device Role / Timing Role: Analog front-end supervisor managing electrode biasing, lead-off detection, and low-noise ADC sampling synchronized to internal 32 kHz RTC. Use Value: 0.54 µA Stop mode + RTC + 2 KB RAM retention preserves context and timekeeping while minimizing leakage - critical for clinical-grade timestamp accuracy and battery longevity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L031K3T6 | Same Cortex-M0+ core, 32 KB Flash, 8 KB SRAM, but in TSSOP20 - no 5V-tolerant I/Os, higher active current (85 µA/MHz). | Requires external level shifters for 5V peripherals; better suited for designs needing larger code space but less I/O flexibility. | Select when firmware complexity exceeds 16 KB and board layout accommodates TSSOP20 thermal profile. |
| EFM32ZG108F16 | Silicon Labs ARM Cortex-M0+, 16 KB Flash, 8 KB RAM, 0.18 µA Deep Sleep - lacks integrated EEPROM and RTC-backed RAM retention. | No hardware RTC with RAM retention; requires external RTC or software timekeeping - increases BOM and firmware overhead. | Choose only if deepest sleep current is primary constraint and EEPROM/RTC retention are handled externally. |
Compared with STM32L031K3T6 and EFM32ZG108F16, the STM32L011G3U7 uniquely balances ultra-low standby current (0.23 µA), on-chip EEPROM with ECC, 5V-tolerant I/Os, and RTC-anchored Stop mode - making it optimal for compact, self-contained, maintenance-free sensor endpoints where reliability and minimal external components are mandatory.
Availability
STM32L011G3U7 is available at Aetrix Electronics and suitable for smart utility metering, wireless sensor nodes, industrial predictive maintenance, and medical wearable patches requiring stable component supply, long-lifecycle assurance, and consistent parametric performance across temperature and voltage ranges.
Supply support for STM32L011G3U7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32L0 series targets ultra-low-power embedded applications - optimized for battery-operated devices demanding multi-year autonomy, robust analog integration, and certified security features without sacrificing development ecosystem maturity.
FAQ
What is the maximum operating frequency of the STM32L011G3U7?
The STM32L011G3U7 runs at up to 32 MHz using its internal 16 MHz HSI oscillator with PLL multiplication or external clock sources. Frequency scaling is dynamically adjusted via voltage regulator settings to maintain stability across 1.65–3.6 V supply range, with documented performance of 0.95 DMIPS/MHz at full speed.
Does the STM32L011G3U7 support hardware encryption?
No, the STM32L011G3U7 does not integrate hardware cryptographic accelerators (AES, SHA, PKA). It relies on software libraries for encryption tasks. For secure boot or key storage, developers must implement trusted execution environments using its write-protected Flash sectors and 96-bit unique ID - but no dedicated crypto engine is present.
Can the internal 32 kHz LSE oscillator be calibrated for improved RTC accuracy?
Yes, the LSE oscillator supports digital calibration via the RCC_BDCR register's CAL[4:0] bits, allowing ±128 ppm fine-tuning of the 32.768 kHz RTC clock. Calibration values can be stored in backup registers or EEPROM and applied at startup to achieve <±1 ppm drift over temperature when paired with a high-stability external crystal.
How many I/O pins support 5V tolerance on the STM32L011G3U7?
23 of the 28 I/O pins on the STM32L011G3U7 are 5V tolerant (all PA and PB pins except PA11, PA12, PA13, PA14, PA15, PB0, PB1). This allows direct interfacing with 5V logic peripherals such as legacy sensors, displays, or level translators without external buffers - confirmed in Section 3.7 and Table 50 of the datasheet.
STM32L011G3U7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 28-UFQFN
- Series:
- STM32L0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 512 x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L011G3U7 FAQ
1.How can I place an order for STM32L011G3U7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L011G3U7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L011G3U7 reliable?
The price and inventory of STM32L011G3U7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L011G3U7 is usually 5 days.
3.What payment methods are accepted for STM32L011G3U7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L011G3U7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L011G3U7?
STM32L011G3U7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L011G3U7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L011G3U7?
For technical support, including STM32L011G3U7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L011G3U7 requirements.
6.How does Aetrix verify that STM32L011G3U7 is sourced from the original manufacturer or authorized distributors?
All STM32L011G3U7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L011G3U7 meets industry standards.
7.What is the process for return or replacement of STM32L011G3U7?
All STM32L011G3U7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L011G3U7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L011G3U7 part is unused and in its original packaging.
Return procedure for STM32L011G3U7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L011G3U7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

