STMicroelectronics STM32L011K3U6
- Part No.:
- STM32L011K3U6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-UFQFN Exposed Pad
- Datasheet:
-
STM32L011K3U6.pdf
- Description:
- IC MCU 32BIT 8KB FLASH 32UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,709
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L011K3U6 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in UFQFPN20 (3×3 mm) package, featuring 16 KB Flash, 2 KB SRAM, 512 B EEPROM with ECC, 12-bit ADC (1.14 Msps), and operation down to 1.65 V. It delivers 0.95 DMIPS/MHz performance and supports 0.23 µA Standby mode with 2 wakeup pins - ideal for battery-powered sensor nodes and smart metering endpoints.
For engineers reviewing the STM32L011K3U6 datasheet, STM32L011K3U6 pinout, STM32L011K3U6 application, or STM32L011K3U6 equivalent, key selection criteria include ultra-low active/standby current, integrated EEPROM retention, 5V-tolerant I/Os (23 of 28), RTC + backup registers, and SWD debug support in compact 20-pin QFN.
Technical Context
The STM32L011K3U6 implements a single-core Arm Cortex-M0+ running at up to 32 MHz, with dynamic voltage scaling enabling three power modes (Run, Low-power Run, Sleep) and four low-power states (Stop, Stop+RTC, Standby, Shutdown). Its clock system integrates factory-trimmed 16 MHz HSI (±1%), 37 kHz LSI, 65 kHz–4.2 MHz MSI, 32 kHz LSE for RTC, and PLL for CPU clock multiplication.
Peripheral interconnect uses a centralized AHB/APB matrix supporting concurrent DMA transfers across ADC, USART, SPI, I²C, and timers. The device includes two ultra-low-power comparators (operable down to 1.65 V), temperature sensor, VREFINT, CRC unit, and 96-bit unique ID - all optimized for deterministic real-time response under sub-100 µA average system current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32-bit, up to 32 MHz - delivers 0.95 DMIPS/MHz for deterministic real-time control in energy-constrained systems. |
| Memory | 16 KB Flash (ECC-protected), 2 KB SRAM, 512 B EEPROM (ECC-protected) - enables firmware updates and nonvolatile data logging without external memory. |
| Power Modes | 0.23 µA Standby (2 wakeup pins), 0.29 µA Stop (16 wakeup lines), 0.54 µA Stop+RTC+2 KB RAM retention - extends coin-cell battery life to >10 years in periodic-sense applications. |
| ADC | 12-bit, 1.14 Msps, 10-channel, operational down to 1.65 V - supports high-resolution analog sensing directly from low-voltage battery rails. |
| I/O Voltage Tolerance | 23 of 28 GPIOs are 5V tolerant - simplifies interface with legacy peripherals and industrial sensors without level-shifting. |
| Clock Sources | 16 MHz HSI (±1%), 32 kHz LSE (RTC calibration), MSI (65 kHz–4.2 MHz), PLL - eliminates need for external crystals in cost-sensitive designs while maintaining RTC accuracy. |
| Debug Interface | Serial Wire Debug (SWD) - enables full JTAG-style debugging and programming using standard ST-LINK tools with minimal pin count (SWDIO/SWCLK/NRST). |
Pinout & Package
STM32L011K3U6 is housed in a 20-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN20) package, 3×3 mm body, 0.5 mm pitch, with exposed thermal pad. This RoHS-compliant ECOPACK®2 package supports automated optical inspection and offers superior thermal performance for space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core & I/O supply | 1.65–3.6 V main power input; decoupling required per datasheet layout guidelines for stable low-power operation. |
| VSS | Ground reference | Dedicated analog/digital ground pin; must be connected to low-impedance PCB ground plane to minimize noise on ADC/comparators. |
| NRST | Active-low reset | Asynchronous reset input with internal pull-up; accepts 1.65–3.6 V logic levels and supports external reset button or supervisor IC. |
| PA0–PA15 | General-purpose I/O | 23 GPIOs support multiple alternate functions (USART, SPI, I²C, timers); PA0–PA7 and PA10–PA15 are 5V tolerant. |
| PA13/PA14 | SWD debug | SWDIO and SWCLK pins - enable full debug and flash programming with no additional UART bootloader dependency. |
| PA15 | JTDI / MCO | Configurable as debug input or microcontroller clock output (MCO) for system clock monitoring or driving external peripherals. |
| BOOT0 | Boot mode select | High at reset forces system memory boot (USART/SPI bootloader); tied low for normal Flash execution - requires external pull-down for reliable startup. |
Key Features
| Feature | Design Value |
|---|---|
| ECC-protected memories | 16 KB Flash and 512 B EEPROM include hardware ECC - prevents silent data corruption in long-life industrial deployments. |
| Ultra-low-power comparators | Two rail-to-rail comparators with window mode and wake-up capability down to 1.65 V - enable autonomous analog event detection without CPU intervention. |
| Integrated voltage references | VREFINT (1.22 V ±5%) and temperature sensor calibrated in production - eliminate external components for battery monitoring and thermal compensation. |
| Pre-programmed bootloader | Factory-loaded USART/SPI bootloader accessible via BOOT0 - allows field firmware updates without debug probe or dedicated programmer. |
| Low-power RTC with backup registers | Real-time clock retains time/date and 20 bytes of user data in Standby mode at 0.23 µA - supports time-stamped logging in energy-harvesting systems. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature readings and LoRaWAN transmission. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, RTC-based scheduling, AES encryption, and low-power radio interface timing. Use Value: 0.23 µA Standby current and 5 µs wakeup from Flash enable >15-year battery life with periodic wakeups and sub-100 µs latency for interrupt-driven events. | Use Scenario: Indoor environmental monitor (temp/humidity/CO₂) powered by CR2032 coin cell, transmitting via BLE every 5 minutes. IC Role / Device Role / Timing Role: System-on-chip host executing sensor fusion, ADC sampling, and BLE stack timing coordination. Use Value: Integrated 12-bit ADC (1.14 Msps) and 2 KB SRAM allow oversampling and digital filtering without external memory, reducing BOM cost and PCB area. |
| Portable Medical Device | Industrial Predictive Maintenance |
Use Scenario: Handheld pulse oximeter with optical sensor interface, OLED display, and USB charging detection. IC Role / Device Role / Timing Role: Signal processor acquiring synchronized red/IR photodiode signals, computing SpO₂, and managing USB VBUS detection and battery charging state. Use Value: 5V-tolerant I/Os interface directly with USB 5 V logic and OLED driver ICs; 0.54 µA Stop+RTC mode preserves session state during sleep between measurements. | Use Scenario: Vibration sensor node mounted on motor housing, performing FFT analysis on accelerometer data and triggering alerts via RS-485. IC Role / Device Role / Timing Role: Edge analytics engine executing fixed-point FFT, threshold detection, and deterministic UART timing for Modbus RTU communication. Use Value: 32 MHz Cortex-M0+ core with 0.95 DMIPS/MHz delivers sufficient compute headroom for real-time spectral analysis while consuming <80 µA/MHz in Run mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L031K3U6 | Same package and core, but adds 1x DAC and 1x additional comparator; 16 KB Flash, 8 KB SRAM. | Required for analog waveform generation or dual-threshold sensor monitoring not needed in basic sensing. | Select when DAC output or extra comparator functionality is mandatory; otherwise STM32L011K3U6 offers lower cost and identical power profile. |
| EFM32ZG108F16 | Silicon Labs part: 32-bit ARM Cortex-M0+, 16 KB Flash, 8 KB RAM, 0.4 µA Deep Sleep, but lacks EEPROM and 5V-tolerant I/Os. | Suitable where deep-sleep optimization outweighs need for nonvolatile data storage or mixed-voltage interfacing. | Choose only if design prioritizes absolute lowest deep-sleep current over EEPROM persistence or 5V peripheral compatibility. |
Compared with STM32L031K3U6, the STM32L011K3U6 reduces BOM cost by omitting DAC while retaining identical ultra-low-power performance and EEPROM - making it optimal for cost-sensitive, data-logging sensor endpoints. Versus EFM32ZG108F16, it provides critical 5V-tolerant I/Os and on-chip EEPROM without external components, simplifying design validation and long-term field reliability.
Availability
STM32L011K3U6 is available at Aetrix Electronics and suitable for smart metering, wireless sensor networks, portable medical devices, and industrial predictive maintenance requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32L011K3U6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L0 series targets ultra-low-power embedded applications, emphasizing energy efficiency, integrated peripherals, and robustness in extended-temperature and battery-operated environments - with STM32L011K3U6 optimized for minimal footprint and maximum runtime per joule.
FAQ
What is the maximum operating frequency and corresponding power consumption in Run mode?
The STM32L011K3U6 operates up to 32 MHz with 0.95 DMIPS/MHz performance. At 32 MHz and 3.3 V, typical Run-mode current is 76 µA/MHz (2.43 mA total), measured with code executing from Flash and peripherals idle. Current scales linearly with frequency and voltage, dropping to ~38 µA/MHz at 1.8 V per datasheet Section 6.3.4.
Does STM32L011K3U6 support hardware encryption or secure boot?
No - the STM32L011K3U6 does not include hardware cryptographic accelerators (AES, SHA, PKA) or secure boot ROM. It relies on software-based encryption libraries and external secure elements for advanced security. Its TRNG is also absent; true random number generation requires external IC or analog-noise-based software methods.
Can the internal 16 MHz RC oscillator be used as the system clock without calibration?
Yes - the 16 MHz HSI oscillator is factory-trimmed to ±1% accuracy across voltage and temperature, enabling immediate use as the system clock without external crystal or runtime calibration. For higher precision (e.g., USB or precise timing), an external crystal or LSE-backed RTC calibration is recommended.
How many I/O pins support 5V tolerance, and which ones are they?
23 of the 28 GPIOs are 5V tolerant: PA0–PA7 and PA10–PA15. Pins PA8, PA9, PA12, PB0, and PB1 are not 5V tolerant and must remain within VDD (≤3.6 V). This configuration allows direct interfacing with 5 V logic peripherals (e.g., legacy sensors, displays, or level translators) while preserving signal integrity on sensitive analog inputs.
STM32L011K3U6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-UFQFN Exposed Pad
- Series:
- STM32L0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 512 x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L011K3U6 FAQ
1.How can I place an order for STM32L011K3U6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L011K3U6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L011K3U6 reliable?
The price and inventory of STM32L011K3U6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L011K3U6 is usually 5 days.
3.What payment methods are accepted for STM32L011K3U6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L011K3U6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L011K3U6?
STM32L011K3U6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L011K3U6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L011K3U6?
For technical support, including STM32L011K3U6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L011K3U6 requirements.
6.How does Aetrix verify that STM32L011K3U6 is sourced from the original manufacturer or authorized distributors?
All STM32L011K3U6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L011K3U6 meets industry standards.
7.What is the process for return or replacement of STM32L011K3U6?
All STM32L011K3U6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L011K3U6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L011K3U6 part is unused and in its original packaging.
Return procedure for STM32L011K3U6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L011K3U6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

