STMicroelectronics STM32L021K4T6
- Part No.:
- STM32L021K4T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
STM32L021K4T6.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32L021K4T6 from STMicroelectronics is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller in UFQFPN32 (5 × 5 mm) package, featuring 16 KB Flash with ECC, 2 KB SRAM, 512 B EEPROM, 12-bit ADC (1.14 Msps), AES-128 hardware encryption, and operating down to 1.65 V across –40 to +125 °C. It targets battery-powered sensor nodes, smart meters, and wearable medical devices requiring sub-µA standby current (0.23 µA) and fast wakeup (5 µs).
For engineers reviewing the STM32L021K4T6 datasheet, STM32L021K4T6 pinout, STM32L021K4T6 application, or STM32L021K4T6 equivalent, key selection criteria include verified ultra-low-power mode current (0.23 µA Standby), 16 KB Flash with ECC integrity, 512 B EEPROM endurance (100k cycles), 12-bit ADC accuracy (±1.5 LSB INL), and hardware AES acceleration for secure firmware updates.
Technical Context
The STM32L021K4T6 integrates a single-core Arm Cortex-M0+ running up to 32 MHz with 0.95 DMIPS/MHz performance, supported by multiple clock sources: 32 kHz LSE for RTC, 16 MHz HSI16 (±1% factory-trimmed), and multispeed MSI (65 kHz–4.2 MHz). Its power architecture includes five BOR thresholds, programmable voltage detector (PVD), and dynamic voltage scaling for optimized active/low-power tradeoffs.
Peripheral interconnect uses a dedicated AHB/APB matrix enabling concurrent DMA transfers to ADC, USART, SPI, I²C, timers, and AES engine. The device supports true low-power operation: Stop mode with RTC + 2 KB RAM retention draws only 0.54 µA, and wakeup from Stop occurs in ≤5 µs via 16 configurable wakeup lines or two dedicated wakeup pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32 MHz max - delivers deterministic real-time control with 0.95 DMIPS/MHz efficiency for sensor fusion and protocol stacks. |
| Memory | 16 KB Flash (ECC-protected), 2 KB SRAM, 512 B EEPROM - enables robust firmware storage, runtime data buffering, and nonvolatile parameter retention without external components. |
| Power Modes | 0.23 µA Standby (2 wakeup pins), 0.54 µA Stop+RTC+2KB RAM - extends coin-cell battery life to >10 years in intermittent-sensing applications. |
| ADC | 12-bit, 1.14 Msps, 10-channel, 1.65 V min supply - supports high-resolution analog sensing (e.g., temperature, pressure) directly from low-voltage batteries. |
| Crypto Engine | AES-128 hardware accelerator - offloads encryption/decryption for secure OTA updates and TLS handshake without CPU overhead. |
| Timers | 7 timers including 16-bit ultra-low-power LPTIM, RTC, SysTick, and dual watchdogs - enables precise timing, calendar functions, and fail-safe system monitoring. |
| I/O | 23 5V-tolerant GPIOs - simplifies interface to legacy peripherals and industrial sensors without level-shifting circuitry. |
Pinout & Package
STM32L021K4T6 is housed in a 32-pin UFQFPN (5 × 5 mm, 0.5 mm pitch) RoHS-compliant ECOPACK®2 package, optimized for space-constrained PCB layouts and thermal performance in compact battery-powered designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core & I/O power supply | 1.65–3.6 V input; powers CPU, memories, and all digital/analog peripherals - must be decoupled per datasheet layout guidelines. |
| VSS | Ground reference | Digital and analog ground return; separate VSSA recommended for ADC precision when routing mixed-signal PCBs. |
| NRST | Active-low reset input | Asynchronous reset trigger; internal pull-up enabled; accepts 1.65–3.6 V logic - used for external reset button or power-on sequencing. |
| PA0–PA15 | General-purpose I/O | 23 total 5V-tolerant GPIOs; support multiple alternate functions (USART, SPI, I²C, timers) - enable flexible peripheral mapping and board reuse. |
| PA1 | ADC_IN1 / LPUART_TX | Configurable as analog input channel 1 or low-power UART transmit - allows shared pin usage in power-critical designs. |
| PA2 | USART2_TX / LPUART_RX | Dual-role pin supporting full-speed or ultra-low-power UART communication - reduces pin count for serial telemetry interfaces. |
| PA3 | USART2_RX / LPUART_DE | Supports receiver input or driver-enable signal for RS-485 - eliminates need for external transceiver control logic. |
| PA4 | SPI1_NSS / DAC_OUT1 | Chip select for SPI slave or analog output - enables direct DAC-driven actuator control (e.g., bias voltage generation). |
| PA5 | SPI1_SCK | Clock output for synchronous serial communication - operates up to 16 Mbit/s with configurable polarity/phase. |
| PA6 | SPI1_MISO / ADC_IN6 | Input for SPI readback or ADC channel 6 - supports simultaneous sensor sampling and flash programming via SWD. |
| PA7 | SPI1_MOSI / ADC_IN7 | Output for SPI write or ADC channel 7 - enables daisy-chained sensor networks using single SPI bus. |
| PA8 | CLOCK_OUTPUT / TIM1_CH1 | GPIO-configurable clock output or timer capture/compare - useful for driving external logic or measuring pulse widths. |
| PA9 | USART1_TX | Full-speed UART transmit - supports ISO 7816 smart card and IrDA protocols for secure identity modules. |
| PA10 | USART1_RX | Full-speed UART receive - complements PA9 for bidirectional host communication in diagnostic or configuration modes. |
| PA11 | USB_DM | USB 2.0 full-speed differential data minus - enables USB connectivity without external PHY in compatible variants (not on K4T6). |
| PA12 | USB_DP | USB 2.0 full-speed differential data plus - unused on STM32L021K4T6 (no USB PHY); reserved for pin compatibility. |
| PA13 | SWDIO | Serial Wire Debug I/O - provides bidirectional debug communication for programming and real-time trace via ST-LINK. |
| PA14 | SWCLK | Serial Wire Debug clock - synchronizes debug transactions; requires external pull-up for reliable JTAG/SWD enumeration. |
| PA15 | JTDI / SPI1_NSS | Debug test data input or SPI chip select - selectable via option bytes; default function is SPI NSS for peripheral control. |
| PB0–PB1 | General-purpose I/O | Additional GPIOs supporting ADC_IN8/9, TIM2_CH1/2 - expands analog input count and timer-based PWM generation. |
| PC13–PC15 | RTC oscillator pins | Connect 32.768 kHz crystal for calendar/timekeeping - calibrated RTC maintains ±1 ppm accuracy over temperature with auto-calibration. |
| VREF+ | Analog reference input | Optional external reference for ADC (1.2–3.6 V) - improves measurement linearity when internal VREFINT is insufficient. |
| VBAT | Backup power supply | Supplies RTC and 20-byte backup registers during main power loss - enables tamper-proof time logging and state retention. |
| BOOT0 | Boot mode selection | High at reset forces system memory bootloader execution - enables field firmware recovery via USART or SPI without debugger. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power BOR | 5 selectable brownout thresholds (1.65–2.9 V) - ensures reliable reset across wide battery discharge curves without external supervisor IC. |
| Hardware AES-128 | Single-cycle encryption/decryption - reduces firmware update time by >90% vs software-only AES, critical for constrained OTA bandwidth. |
| 512 B EEPROM with ECC | 100,000 write/erase cycles, 40-year data retention - stores calibration coefficients, device IDs, and security keys with guaranteed integrity. |
| 12-bit ADC with 10 channels | 1.14 Msps sampling, ±1.5 LSB INL, 1.65 V min operation - captures fast transients (e.g., vibration, acoustic events) from depleted batteries. |
| Ultra-low-power comparators | 2x rail-to-rail inputs, window mode, wake-from-Stop capability - replaces discrete comparator circuits for battery voltage monitoring and event detection. |
| Serial wire debug (SWD) | 2-pin debug interface with real-time trace - enables non-intrusive firmware validation and low-overhead profiling in production firmware. |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature logging and LoRaWAN transmission. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, AES-encrypted data packaging, RTC-timed transmission windows, and ultra-low-power sleep scheduling. Use Value: 0.23 µA Standby current extends CR2477 battery life beyond 15 years; hardware AES enables secure firmware updates without compromising sleep budget. |
Use Scenario: ECG patch recording heart rate variability and motion artifacts over 72-hour clinical sessions. IC Role / Device Role / Timing Role: Signal processor acquiring 12-bit ADC data from analog front-end, performing real-time QRS detection, and storing encrypted waveform segments in EEPROM. Use Value: 12-bit ADC with 1.14 Msps supports 1 kHz sampling for accurate R-peak localization; 512 B EEPROM retains calibration offsets across charge cycles. |
| Industrial Wireless Sensor Node | Asset Tracking Beacon |
|
Use Scenario: Vibration and temperature node on rotating machinery, transmitting alerts via BLE when thresholds are exceeded. IC Role / Device Role / Timing Role: Edge intelligence unit running FFT-based anomaly detection, controlling BLE radio power states, and managing wake-from-Stop on accelerometer interrupt. Use Value: Dual ultra-low-power comparators monitor analog sensor outputs directly, eliminating external wake circuitry and reducing BOM cost by $0.12/unit. |
Use Scenario: GPS-denied indoor asset tracker using RSSI triangulation and periodic Bluetooth beaconing. IC Role / Device Role / Timing Role: Low-power coordinator managing BLE advertising intervals, RTC-based duty cycling, and secure key storage for cloud authentication. Use Value: 0.54 µA Stop+RTC+2KB RAM mode preserves connection context while drawing less than ambient light energy harvesting output - enables maintenance-free deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L011K4T6 | 8 KB Flash, 1 KB SRAM, no EEPROM, identical core/peripherals - lacks 512 B EEPROM and reduced memory footprint. | Suitable for simpler sensor nodes where parameter storage fits in RAM or external EEPROM. | Select when firmware size <8 KB and nonvolatile parameter storage is handled externally or via Flash wear-leveling. |
| STM32L031K4T6 | 16 KB Flash, 8 KB SRAM, 512 B EEPROM, same package - adds 6 KB SRAM for larger buffers or RTOS stacks. | Better suited for BLE stack integration or multi-sensor fusion requiring extended RAM. | Choose when real-time OS, complex protocol stacks, or large sensor data buffers exceed 2 KB SRAM capacity. |
Compared with STM32L021K4T6, STM32L011K4T6 trades EEPROM and memory for lower cost in minimal-feature deployments, while STM32L031K4T6 extends RAM headroom for richer firmware without changing pinout or power profile.
Availability
STM32L021K4T6 is available at Aetrix Electronics and suitable for smart utility metering, wearable health monitors, industrial wireless sensor nodes, and asset tracking beacons requiring stable component supply across automotive-grade temperature ranges and long-life battery operation.
Supply support for STM32L021K4T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32L0 Access line targets cost-sensitive, ultra-low-power applications demanding robustness, security, and longevity - delivering certified Arm Cortex-M0+ performance with integrated ECC, AES, and sub-µA power modes.
FAQ
Does STM32L021K4T6 support USB connectivity?
No, STM32L021K4T6 does not integrate a USB physical layer. While pins PA11 and PA12 are labeled USB_DM/DP in the generic pinout table, they are not functional for USB on this variant - the device lacks the required USB transceiver and associated registers. For USB-capable alternatives, consider STM32L053 or STM32L073 series.
What is the maximum ADC sampling rate with full 12-bit resolution?
The STM32L021K4T6 achieves 1.14 Msps (1,140,000 samples per second) at 12-bit resolution under typical conditions (VDD = 3.3 V, fADC = 16 MHz). This rate is maintained across the full 1.65–3.6 V supply range, with INL specified as ±1.5 LSB and ENOB of 11.2 bits at 10 kHz input frequency.
How is the 512 B EEPROM implemented and what is its endurance?
The 512 B EEPROM is implemented as a dedicated memory block with built-in ECC protection, rated for 100,000 write/erase cycles and 40-year data retention at 55 °C. It operates independently of Flash and supports byte-level writes, enabling reliable storage of calibration data, device IDs, and security keys without wear-leveling firmware overhead.
Can the STM32L021K4T6 operate reliably at 125 °C junction temperature?
Yes, STM32L021K4T6 is qualified for operation from –40 to +125 °C ambient temperature, with full specification compliance including Flash programming, EEPROM access, ADC accuracy, and ultra-low-power mode currents. Thermal derating is not required up to 125 °C, and the device maintains 0.54 µA Stop+RTC+2KB RAM current at maximum temperature.
STM32L021K4T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-LQFP
- Series:
- STM32L0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 512 x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32L021K4T6 FAQ
1.How can I place an order for STM32L021K4T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32L021K4T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32L021K4T6 reliable?
The price and inventory of STM32L021K4T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32L021K4T6 is usually 5 days.
3.What payment methods are accepted for STM32L021K4T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32L021K4T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32L021K4T6?
STM32L021K4T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32L021K4T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32L021K4T6?
For technical support, including STM32L021K4T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32L021K4T6 requirements.
6.How does Aetrix verify that STM32L021K4T6 is sourced from the original manufacturer or authorized distributors?
All STM32L021K4T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32L021K4T6 meets industry standards.
7.What is the process for return or replacement of STM32L021K4T6?
All STM32L021K4T6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32L021K4T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32L021K4T6 part is unused and in its original packaging.
Return procedure for STM32L021K4T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32L021K4T6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

